

Debugging today's digital systems is tougher than ever. Increased product requirements, complex software, and innovative hardware technologies make it difficult to meet your time-to-market goals. The 16700 Series logic analysis systems provide the simplicity and power you need to conquer complex systems by combining state/timing analysis, oscilloscopes, pattern generators, post-processing tool sets, and emulation in one integrated system.



Agilent Technologies Innovating the HP Way

Table of Contents


System Overview	
Modular Design	page 3
Features and Benefits	page 4
Selecting the Right System	page 6
Mainframes	
Display	page 7
Back Panel	page 8
System Screens	page 9
BenchLink XL	page 12
Probing Solutions	
Criteria for Selection	page 13
Technologies	page 14
Data Acquisition and Stimulus	
State/Timing Modules	page 16
Oscilloscope Modules	page 75
Pattern Generation Modules	page 28
Emulation Modules	page 32
Post-Processing and Analysis Tool Sets	
Software Tool Sets	page 34
Source Correlation	page 36
Data Communications	page 40
System Performance Analysis	page 49
Serial Analysis	page 56
Tool Development Kit	page 62
Licensing Information	page 68
Technical Specifications and Characteristics	
Mainframe	page 69
Probing Solutions	page 77
State/Timing Modules	page 79
Oscilloscope Modules	page 91
Pattern Generation Modules	page 94
Trade-In, Trade-Up	page 103
Ordering Information	page 104
Third-Party Solutions	page 110
Support, Warranty and Related Literature	page 111
Sales Offices Information	page 112

System Overview Modular Design

Modular Design Protects Your Long-Term Investment

Modularity is the key to the Agilent 16700 Series logic analysis systems' long term value. You purchase only the capability you need now, then expand as your needs evolve. All modules are tightly integrated to provide time-correlated, cross-domain measurements.

User Benefits Agilent offers a wide variety of state/timing modules for a range of applications, from high-speed glitch capture to multi-channel bus analysis.		
Identify signal integrity issues and characterize signals quickly with automatic measurements of rise time, voltage, pulse width, and frequency.		
Use stimulus to substitute for missing system components or to provide a stimulus-response test environment.		
An emulation module connects to the debug port (BDM or JTAG) on your target. You have full access to processor execution control features of the module through the built-in emulation control interface or a third-party debugger.		
Use the target control port to force a reset of your target or activate a target interrupt.		
A BNC connector allows you to trigger or arm external devices or to receive signals that can be used to arm acquisition modules within your logic analyzer.		



enables you to access the online user's guide and measurement examples.

Figure 1.1. The system boot up screen shows you what modules are configured into your logic analysis system.

System Overview Features and Benefits

System Capability

NEW Touch Screen Interface	The Agilent 16702B mainframe supports a large, 12.1 inch LCD touch screen and redesigned front panel controls for an easy-to-operate, self-contained unit requiring minimal bench space and offering simple portability.
NEW Multiframe Configuration	By connecting up to eight mainframes and expanders you can simultaneously view time-correlated traces for all buses in a large channel count, multibus system.
NEW Enhanced Mainframe Hardware	Mainframe now includes a 40X CD-ROM drive, a 9 GB hard disk drive, 100BaseT-X LAN, and 128 MB of internal system RAM (optional 256 MB total).
Scalable System • State/timing analyzers • High-speed timing • Oscilloscopes • Pattern generators • Emulation modules	 Select the optimum combination of performance, features, and price that you need for your specific application today, with the flexibility to add to your system as your measurement needs change. View system activity from signals to source code.

Measurement Modules/Interfaces

NEW The Agilent 16750A, 16751A, and 16752A State/Timing Modules	With up to 400 MHz state speed and up to 32 MBytes of trace depth these modules help you address today's high-performance measurement requirements. (See page 18)	
NEW The Agilent 16720A Pattern Generator	With up to 16 MVectors depth and 300 MVectors/sec operation and up to 240 channels[1] of stimulus, the 16720A provides a new level of capability that makes complex device substitution a reality. Supports TTL, CMOS, 3.3V, 3-state, ECL, PECL, and LVPECL.	
NEW High-Speed Bus Measurements Made Simple with Eye Finder Technology	Agilent's eye finder technology automatically adjusts the setup and hold on every channel, eliminating the need for manual adjustment and ensuring accurate state measurements on high-speed buses.	
Timing Zoom Technology	Simultaneously acquire data at up to 2 GHz timing and 400 MHz state through the same connection. Timing Zoom is available across all channels, all the time. (See page 22)	
VisiTrigger Technology	 Use graphical views and sentence-like structure to help you define a trace event. Select trigger functions as individual trigger conditions or as building blocks to easily customize a trigger for your specific task. 	
Processor and Bus Support	 Get control over your microprocessor's internal and external data. Quickly and reliably connect to the device under test. (See page 32) 	
Direct Links to Industry Standard Debuggers and High-Level Language Tools	 Debuggers provide visibility into software execution for systems running software written in C and C++ as well as active microprocessor execution control (run control). Import symbol files created by your language tool. Symbols allow you to set up trigger conditions and review waveform and state listings in easily recognized terms that relate directly to the names used for signals on your target and the functions and variables in your code. 	
Direct Links to EDA Tools	 Use captured logic analysis waveforms to generate simulation test vectors. Easily find problems by comparing captured waveforms with simulated waveforms. 	

[1] 240 channel system consists of five 16720A pattern generator modules with 48 channels per module. Full channel mode runs at 180 MVectors/s and 8 MVectors depth. 300 MVectors/s and 16 MVectors depth are offered in half channel mode.

System Overview Features and Benefits

Data Transfer, Documentation, and Remote Programming

Direct Link to Microsoft® Excel via Agilent BenchLink XL 16700	 Automatically move your data from the logic analyzer into Microsoft Excel with just a click of the mouse. (See page 12) Use Microsoft Excel's powerful functions to post-process captured trace data to get the insight you need.
Transfer Data for Offline Analysis - Data Export	 Fast binary (compressed binary) from the FileOut tool provides highest performance transfer rate. ASCII format provides same format as listing display, including inverse-assembled data.
Transparent File System Access	Access, transfer, and archive files.
	 Stay synchronized with your source code by mapping shared directories and file systems from your Windows 95/98/NT-based PC directly onto the logic analyzer and vice versa. Move data files to and from the logic analyzer for archiving or use elsewhere.
Documentation Capability	Save graphics in standard TIFF, PCX, and EPS formats.
	 Print screen shots and trace listings to a local or networked printer.
	• Save your lab notes and trace data in the same file by entering relevant information in the Comments tab of the display.
Remote Programming with Microsoft's COM Using Microsoft Visual Basic or Visual C++	 Perform pass/fail analysis, stimulus response tests, data acquisition for offline analysis, and system verification and characterization tests. Powerful-yet-efficient command set focuses on your programming tasks, resulting in a shorter learning curve while maintaining necessary functionality.


System Software Features

Post-Processing Analysis Tools	Rapidly consolidate large amounts of data into displays that provide insight into your system's behavior. (See page 34)	
Setup Assistant	Quickly configure the logic analysis system for your target microprocessor. (See page 9)	
Tabbed Interface	 Groups like tasks together so you can quickly find and complete the task you want to perform. Spend your time solving problems, not setting up a measurement. 	
Multi-Windowed View of Target System Activity	 View your cross-domain measurements, time-corrected on the same screen. (See page 10) Debug faster because you can view system activity at a glance. 	
Global Markers	Track a symptom in one domain (e.g., timing) to its cause in another domain (e.g., analog).	
Resizable Windows and Data Views	 Magnify your view or zoom in on a boxed area of interest. Resize waveforms and data or quickly change colors to highlight areas of interest. 	
Web-Enabled System	 Directly access the instrument's web page from your web browser. (See page 11) Remotely check the instrument's measurement status without disturbing the acquisition. Remotely access, monitor and control your logic analysis system. 	
Network Security • Protect your networked assets and comply with your company's security requirements with i logins that provide system integrity.		


System Overview Selecting the Right System

Selecting a system for your application









Select a mainframe (page 7)

Choose a system based on your needs:

- Self-contained unit or a unit with
- external mouse, keyboard, and monitorExpander frame for large channel count requirements

Determine your probing requirements (page 13)

- Are you analyzing a microprocessor?
- Do you need to probe a specific package type?

Select the measurement modules to meet your application needs

- State/Timing Logic Analyzers (page 16)
- Oscilloscopes (page 25)
- Pattern Generation (page 28)
- Emulation (page 32)


Add post-processing tool sets for analysis and insight (page 34)

- Source correlation
- Data communications
- System performance analysis
- Serial analysis
- Tool development kit

Support, services, and assistance (page 111)

- Training classes
- Consulting
- On-line support
- Warranty extension

Mainframes Display




Dedicated knobs for horizontal and vertical scaling and scrolling. Adjust the display to get just the information you need to solve your problem.

and allows you to point out anomalies to a colleague without altering the display settings.

Dedicated knobs for global markers help track down tough problems. A symptom seen in one domain (e.g., timing) can be tied to its cause in another domain (e.g., analog).

Figure 2.1. The Agilent 16702B quickly tracks down problems in your design while saving precious bench space.

Mainframes Back Panel




Expander frame connection provides an additional five slots for measurement modules. Built-in 40x CD-ROM drive makes it easy to install or update system software, processor support, or tool sets.

Option slot for an emulation module or for a multiframe module. Multiframe option allows up to eight mainframes and expanders to be combined so that you can see all the buses in a complex target system.

Figure 2.2. The mainframe and expander frame provide advanced capabilities for debugging complex target systems.

Mainframes System Screens

Cancel Help Summary... Component ID...



<-- Prev Next

--->

Figure 2.4. Setup Assistant gets you up and running quickly.

Mainframes System Screens

See the Big Picture of Your Prototype System's Behavior

A large external display (option 001) with multiple, resizable windows allows you to see at a glance more of your target system's operation. A builtin, flat-panel display in the 16702B fits in environments with limited space. Color lets you highlight critical information so you can find it quickly.

Use one system to examine target operation from different perspectives. Multiple time-correlated views of data let you confirm both signal integrity and software execution flow. These views are invaluable in solving crossdomain problems.




Figure 2.5. You can quickly isolate the root cause of system problems by examining target operation across a wide analysis domain, from signals to source code.

Mainframes System Screens

Expanding Possibilities with Network Connectivity

Web-enabled instrumentation gives you the freedom to access the system—anywhere, anytime. Have you ever needed to check on a measurement's status while you were in a remote location? Now you can.




Figure 2.6. Your logic analyzer is its own web site. From the Home Page, you can perform multiple remote functions.

Mainframes BenchLink XL

Agilent BenchLink XL 16700 Moves Your Data Automatically into Microsoft[®] Excel for Advanced Offline Analysis

BenchLink XL is shipped with each logic analysis system and can be downloaded to your PC from the system's own web page. Use the Agilent BenchLink XL tool bar to connect to a logic analysis system. Select from the available labels and specify the destination cell location in Microsoft Excel.

Use Microsoft Excel's powerful functions to post-process captured trace data for the insight you need.

Import data from a current acquisition or data previously saved to a file via the File Out tool.




Figure 2.7. Transfer data into Microsoft Excel with just a click of the mouse.

Programming

BenchLink XL 16700 also includes an Active-X automation server to provide programmatic control of the logic analysis system from an external environment, such as LabVIEW or the Microsoft VisualStudio environment of Visual Basic and Visual C++ tools. The instrument's Remote Programming Interface (or RPI) also allows you to write Perl or other scripts to control the logic analyzer. Use the sample programs provided to assist you in creating your own custom programs.

Probing Solutions Criteria for Selection

Why is Probing Important?

Your debugging tools perform three important tasks: probing your target system, acquiring data, and analyzing data. Data acquisition and analysis tools are only as effective as the physical interface to your target system. Use the following criteria to see how your probing measures up.

How to Determine Your Requirements

To determine what probing method is best to use you need to take the following into consideration:

- The number of signals to be probed
- The ability to design probing connectors on the target PC board itself
- Mechanical probing clearance requirements
- Signal loading effects
- Ease of attachment
- Package type to be probed Dual In-line Package DIP PGA Pin Grid Array BGA Ball Grid Array PLCC Plastic Leaded Chip Carrier PQFP Plastic Quad Flat Pack TQFP Thin Quad Flat Pack SOP Small Outline Package TSOP Thin Small Outline Package
- Package Pin Pitch (distance between pin centers)




Figure 3.1. A rugged connection lets you focus on debugging your target, not your probe.

Immunity to Noise	EMF noise is everywhere and can corrupt your data. Active attenuator probing can be particularly susceptible to noise effects. Agilent Technologies designs probing solutions with high immunity to transient noise.
Impedance	High input impedance will minimize the effect of probing on your circuit. Although many probes are acceptable for lower frequencies, capacitive loading becomes very significant at higher frequencies.
Ruggedness	A flimsy probe will give you unintended open circuits. Agilent Technologies' probes are mechanically designed to relieve strain and ensure a rugged and reliable connection.
Connectivity	A multitude of device packages exist in the digital electronics industry. Check our large selection of probing solutions designed for specific chip packages or buses. As an alternative, we offer reliable termination adapters that work with standard on-target connectors.

Probing Solutions Technologies

Choosing the Technique that Best Fits Your Application

Agilent Technologies provides a wider variety of probing solutions than anyone else in the industry. Each offers advantages for particular situations. We like to think of our probe technology as helping you get your signals off to a great start.

	Probing Alternative	Advantages	Limitations
Figure 3.2. Surface mount IC clips	General-purpose lead sets and surface mount IC clips	Most flexible method. Works in conjunction with SMD clips and Wedge adapters. Included with logic analyzer purchase.	Can be cumbersome when connecting a large number of channels.
Figure 3.3. General-purpose probing solution			
Figure 3.4. Ultra-fine pitch surface mount device clips	Ultra-fine pitch surface mount device clips	Smallest IC clips in the industry to date (down to 0.5 mm). Work with both logic analyzer and scope probing systems.	Same as above plus small incremental cost.
Figure 3.5. Agilent Wedge Probe Adapters for QFP package	Wedge probe adapter for QFP packages	Compressible dual conductors between adjacent IC legs make 3-16 adjacent signal leads available to logic analyzer and scope probing systems.	Same as above plus small incremental cost.
Figure 3.6. Elastomeric probing solution	Elastomeric solutions for generic QFP packages	Provide access to all signal leads for generic ΩFP packages [including custom ICs). Uses a combination of one probe adapter and four flexible adapters, plus general-purpose lead sets.	Requires minimal keep out area. Moderate incremental cost.
\sim			

Probing Solutions Technologies

		Probing Alternative	Advantages	Limitations
	Figure 3.7. Normal-density direct connection solution	Direct connection to device under test (built-in connectors)	Very reliable and convenient probing system when frequent probing connections are required (for manufacturing or for field tests). Connectors can be located at optimal positions in the device under test. Can work in conjunction with Agilent Technologies inverse assemblers.	Requires advance planning to integrate into design process. Moderate incremental cost.
	Figure 3.8. High-density direct connection solution			
		Analysis probes for specific processors and buses	Support for over 200 different processors and buses. Includes reliable logic analyzer probe pod connectors, logic analyzer configuration files and device-specific inverse assemblers.	May require moderate clearance around processor or bus. Moderate to significant extra cost depending on specific processor or bus.
		Custom probing adapters	Custom probing solution designed to meet the requirements of your specific processors,	Can be costly. May require a long lead time.
	locument "Probing Solutions		buses, DSPs, or programmable devices.	
for Agile	locument "Probing Solutions nt Technologies Logic Systems," publication numbe	r		

Analysis Systems," publication numbers 5968-4632E, for more information on probing related issues.

Selecting the Correct Modules to Meet Your Needs

Selecting the proper logic analyzer modules for your needs requires a series of choices concerning performance, cost, and the amount of data you will be able to capture. The following table explains these factors in greater detail.

Considerations for Choosing Modules

Microprocessor/ Bus Support	Will you be using an analysis probe for a particular processor or bus? If so, a good starting point is the document <i>Processor</i> and Bus Support for Agilent Technologies Logic Analyzers, publication number 5966-4365E, available on the worldwide web at www.agilent.com/find/logicanalyzer. This document provides the number of channels and state speed required for any particular analysis probe. It also indicates which analysis modules are supported and how many are required.
State Speed	 State analysis uses a clock or strobe signal from your system under test to determine when to sample. Because state analysis samples are synchronous with the system under test, they provide a view of how your system is executing. You can use state analysis to capture bus cycles from a microprocessor or I/O bus and convert the data into processor mnemonics or bus transactions using an Agilent Technologies inverse assembler. Select a state acquisition system that provides the speed and headroom you need without breaking your budget. Remember that a microprocessor will have an internal core frequency that is normally 2X-5X the speed of the external bus.
Headroom	You may realize a better return on your investment if you consider possible future needs when purchasing analysis modules. The things to consider are primarily state speed and memory depth.
Setup/Hold	 Logic analyzers require time for the data at the inputs to become valid (setup time), and time to capture the data (hold time). A lengthy setup and hold can make the difference between capturing valid data or data in transition. Your device under test will ensure that data is valid on the bus for a defined length of time. This is known as the data valid window. Your target's data valid window must be large enough to meet the setup/hold specifications of the logic analyzer. The data valid window of most devices is generally less than half of the clock period. Don't be fooled by "typical" setup and hold specifications for logic analyzers. As bus speeds increase, the time window during which data is stable decreases. Jitter, skew, and pattern-dependent ISI add more uncertainty and consume a greater portion of the data-valid window at high speeds. A logic analyzer with adjustable setup/hold with fine position resolution provides unparalleled measurement accuracy at high frequencies.
Timing Resolution	Timing analysis uses the logic analyzer's internal clock to determine when to sample. Since timing analysis samples asynchronously to the system under test, you should consider what accuracy you will need to verify your system. Accuracy is made up of two elements: sample speed and channel-to-channel skew. Remember to evaluate both of these elements and be careful of logic analyzers that have a fast sample speed with a large channel-to-channel skew.
Transitional Timing	If your system has bursts of activity followed by times with little activity, you can use transitional timing to capture a longer trace. In transitional timing, the analyzer samples data at regular intervals, but only stores the data when there is a transition on one of the signals.

Channel Count	Determine the number of signals you want to analyze on your system under test. You will need this number of channels in your logic analyzer. Even if you have enough channels to view all the signals in your system today, you should consider logic analysis systems that allow you to add more channels for your future application needs.
Memory Depth	 Complex architectures and bus protocols make your debugging job increasingly challenging. Split transactions, multiple outstanding transactions, pipelining, out-of-order execution, and deep FIFOs, all mean that the flow of data related to a problem can be distributed over thousands or millions of bus cycles. The keys to useful insight are the combination of deep memory with responsive display refresh, search, rescaling, and scrolling to help you find information and answers quickly. Hardware-assisted memory management in the Agilent 16718A, 16719A, 16750A, 16751A, and 16752A state and timing analysis modules makes quick work of refreshing the display, rescaling, scrolling, and searching. It takes only a few seconds to refresh, rescale, or scroll a 32M sample record. Agilent Technologies offers a range of state and timing analyzer modules with memory depths up to 32M samples, at prices to meet your budget.
Triggering	 The logic analyzer memory system is similar to a circular buffer. When the acquisition is started, the analyzer continuously gathers data samples and stores them in memory. When memory becomes full, it simply wraps around and stores each new sample in the place of the sample that has been in memory the longest. This process will continue until the logic analyzer finds the trigger point. The logic analyzer trigger stops the acquisition at the point you specify and provides a view into the system under test. The primary responsibility of the trigger is to stop the acquisition, but it can also be used to control the selective storage of data. Consider a logic analyzer with the trigger resources you need to quickly set up your measurements. After memory depth, triggering is the most important aspect of a logic analyzer to consider. On the one hand, powerful
	triggering resources and algorithms will allow you to focus on potential problem sources without using up valuable memory. On the other hand, to be useful, the trigger must be easy to set up.
Other Measurements	In addition to the measurements made with an analysis probe, consider whether you need to monitor other signals. Be sure to allow enough channels to make those measurements. For state measurements, the state speed of the analyzer must be at least as high as the clock speed of your circuit. You may want to test the margin in your circuit by operating it at higher than the nominal clock speed to determine if the analyzer has sufficient clock speed. For timing measurements, the timing analyzer rate should be from 2-10X the clock speed of your target.

Considerations for Choosing Modules (continued)

Key Features of Agilent's State/Timing Modules

- Memory depth up to 32M samples at a price to meet your budget
- State analysis up to 400 MHz
- Timing analysis up to 4 GHz
- VisiTrigger combines powerful functionality with an intuitive user interface
- Timing Zoom 2-GHz timing on all channels
- Eye finder for automatic setup and hold on all channels

Triggering for the most elusive problems	VisiTrigger combines powerful trigger functionality with a user interface that is easy to understand and use. Capturing complex sequences of events is as simple as pointing to the function you want to use and filling in the blanks to customize it to your specific situation.
Reliable measurements on high-speed buses	Eye finder automatically adjusts the setup and hold on every channel, eliminating the need for manual adjustment and ensuring the highest confidence in accurate state measurements on high-speed buses.
High-speed timing on all channels	Timing Zoom provides the data acquisition speed you need for high-speed microprocessors and buses.

Choose the Logic Analyzer and Measurement Modules that Best Fit Your Application

State/Timing Modules	General- purpose hardware debug	8/16 Bit processor debug	32/64 Bit processor debug or channel intensive systems	High- speed bus analysis	Timing margin analysis or characterize setup/hold	Deep trace capture with timing or state analysis	High- speed computer debug	Analysis of data intensive systems and performance
16710A	\checkmark	\checkmark						
16711A	\checkmark	\checkmark						
16712A	\checkmark	\checkmark						
16715A			\checkmark			\checkmark	\checkmark	
16716A	\checkmark	\checkmark	\checkmark		\checkmark		\checkmark	
16717A			\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	
16718A			\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	
16719A			\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	
16750A			\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	
16751A			\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	
16752A			\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	
16517/18A				\checkmark	\checkmark			

A variety of measurement modules allow you to select the optimum combination of performance, features, and price to meet your specific needs now and in the future.

Improve Your Productivity with an Intuitive User Interface

Agilent Technologies has made the user interface easy to understand and use. Now you can spend more time making measurements and less time setting up the logic analyzer.




Figure 4.1. Setting up your logic analyzer has never been this easy.

Clocking for state measurements can be quickly defined using the clock setup menu.

under test.

VisiTrigger Quickly Locates Your Most Elusive Problems

VisiTrigger technology is a breakthrough in logic analysis usability. It combines increased trigger functionality with a user interface that is easy to understand and use. Now with VisiTrigger, capturing complex events is as simple as pointing to the trigger function and filling-in-the-blanks.

Features and Applications

VisiTrigger (available in the 16715A, 16716A, 16717A, 16718A,	 Use graphical views and sentence-like structures to help you define a trace event. Select trigger functions as individual trigger conditions or as
16719A, 16750A, 16751A, and 16752A state/timing modules)	 building blocks to easily customize a trigger for your specific task. Set global counters to count events such as the number of times a function executes, or the number of accesses to an I/O port.
	 Set, clear or evaluate flags by any module in the frame. Flags allow you to set up a trigger that is dependent on activity from more than one bus in the system. Specify four way activity IE/THEN/ELSE branching.

Specify four-way arbitrary IF/THEN/ELSE branching.

Examples of Problems that Can be Captured Easily with VisiTrigger

Description	Typical Applications	Graphic		
Pulse too narrow or too wide	 Line hangs at wrong level (high or low). Asynchronous input (for example, an interrupt) persists too long. Strobe width is too narrow or too wide. 	⊢ Min width ⊣ ⊢ Max width ⊣ OR Pulse too narrow Pulse too wide		
Time between two edges is longer than specified	 Excessive delay in responding to a bus grant request. Excessive delay in responding to a data valid with a data acknowledged. 	edge 1 edge 2		
Pattern lasts longer than a specified time	A bus hangs up at a given value.	pattern		
Pattern two exists within a specified time after pattern one is detected	 An incorrect response to a read or write. An incorrect output from a FIFO or bridge. 	pattern 1		
A pattern exists for less than a specified time	• A driver is not holding a bus value long enough for a receiver to respond.	pattern time		

Your most commonly used triggers are just a mouse click away with the built-in trigger functions. VisiTrigger's graphical representation shows you how the trigger condition will be defined. You can use trigger functions as building blocks to easily customize a trigger for your specific task.

Sequence levels allow you to develop a sequence of analyzer instructions to specify a trigger point or to qualify data and store only the information that interests you. Each step in the sequence contains an "IF/THEN/ELSE" structure that can evaluate up to four logic events. Each event can specify a combination of actions such as: store sample, increment counters, reset timers, trigger, or go to another step in the sequence level.

Ranges provide a way to monitor program and data accesses within a specified area in memory.

Global counters can count events such as the number of times a function executes or accesses an I/O port.

Timers can be set up to evaluate when one event happens too late or too soon with respect to another event.

In timing mode, edge terms let you trigger on a rising edge, falling edge, either edge, or a glitch.

Patterns and their logical combinations let you identify which states to store, when to branch and when to trigger.

View current information on the state of the timers, counters, flags, and the trigger sequence level.

Save and recall up to ten of your custom trigger setups without loading a new configuration file.

	/	
MPC860 BUS - 333MHz State/2GHz Timing Zoom 2M St	ample C	
File Window Edit Options Clear		Hel
Sampling Format Trigger Symbol	₩	
Trigger Functions Settings Overview Statu	s Save/Recall	
General Timing	Trigger function librar	ies
Find pattern	pattern	_
Find edge	pattern	_
Find edge AND pattern Find width violation on pattern/pulse		
Find width violation on pattern/pulse Find Nth occurrence of an edge	edge	
Find with occurrence of an edge	Z Cage	
Replace Insert before	Insert after Delete	
Trigger Sequence		
	Laura Annal	
If ADDR In range 00000044 000042A9 H DATA = XXXX03E7 Hex	tex And	
occurs 1 time		
then Counter 1 Increment		
Goto 3 Else if ADDR > 000042A9 Hex		
then Timer 1 Start from reset		
🖌 Goto Next		
Else if ADDR < 00000044 Hex then Goto 1		
2 FIND EDGE AND PATTERN		
Find *TS Edge		
and ADDR = XXXX43C5 Hex		
then Flag 1 Set		
then Flag 1 Set		
Trigger and fill memory		
Help	Close	
	\	
1	\mathbf{X}	
/	`	

Flags can be set, cleared and evaluated by any 16715A/16A/17A/18A/19A/50A/51A/52A module in the frame. This allows you to set up a trigger that is dependent on activity from more than one bus in the system.

Values can be easily entered directly into the trigger description.

Figure 4.2. Set up your trigger in terms of the measurements you want to make.

2 GHz Timing Zoom Provides High-Speed Timing Analysis Across All Channels, All the Time

When you're pushing the speed envelope, you may run into elusive hardware problems. Capturing glitches and verifying that your design meets critical setup/hold times can be difficult without the proper tools. With Timing Zoom you have access to the industry's most powerful tool for high-speed digital debug.

Features and Applications

Timing Zoom (available in the 16716A, 16717A, 16718A, 16719A, 16750A, 16751A, and 16752A state/timing modules)

- Simultaneously acquire up to 16K of data at 2 GHz timing and 400 MHz state across all channels, all the time, through the same connection
- Vary the Timing Zoom sample rate from 250 MHz to 2 GHz
- Vary the placement of Timing Zoom data around the trigger point
- Efficiently characterize hardware with 500 ps resolution




Figure 4.3. Verifying critical edge timing in your system is easy with Agilent Technologies' 2 GHz Timing Zoom technology.

Eye Finder

Agilent's eye finder examines the signals coming from the circuit under test and automatically adjusts the logic analyzer's setup and hold window on each channel. Eye finder, combined with 100 ps adjustment resolution on Agilent's logic analyzer modules, yields the highest confidence in accurate state measurements on high-speed buses. It takes less than a minute to run eye finder. No special setup or additional equipment is required. You only need to run eye finder once, when the logic analyzer is set up and connected to the target.




Figure 4.4. The eye finder display.

The eye finder display shows:

- Regions of transitions that were discovered on all channels selected
- The sampling point selected by eye finder

If you want to select a different sample point on any individual channel, just drag and drop the blue "sample" bar at the desired point. Times in the eye finder display are referenced to the incoming clock transitions. The center of the display (labeled "0 ns") corresponds to the clock transitions.

Eye Finder as an Analytical Tool

Eye finder is very useful as a first-pass screening test for data valid windows. Because eye finder quickly examines all channels, it is considerably faster than examining each channel with an oscilloscope. After running eye finder, you may want to use an oscilloscope to examine only those signals that are close to your desired specifications for setup and hold.

Eye finder also can quickly provide useful diagnostic or troubleshooting information. If a channel has an unexpectedly small data valid window, or an anomalous offset relative to clock, this could be an indication of a problem, or could be used to validate the cause of an intermittent timing problem.

Differences in the position of the stable region from one signal to another on a bus indicate skew. An indication of excessive skew on eye finder can help isolate which channels you want to check with an oscilloscope, or with the Timing Zoom 2 GHz timing analysis mode in your logic analyzer.

When Do You Need Eye Finder?

Eye finder becomes critical when the data valid window is <2.5 ns. If you're unsure where your clock edge is relative to the data valid window, you can run eye finder for maximum confidence. If the clock in your system runs at 100 MHz or slower, and the clock transitions are approximately centered in the data valid window, you may not see any transition zones indicated in the eye finder display. This is because eye finder only examines a time span of 10 ns centered about the clock.

Examples of When to Run Eye Finder

You should use eye finder in the following situations:

Probing a new target, or probing different signals in the same target

• Because eye finder examines the actual signals in the circuit under test, you should run it whenever you probe a different bus or a different target.

Significant change of target temperature

• The propagation delays and signal levels in your target system may vary with temperature. If, for example, you place your target system in a controlled temperature chamber to evaluate its operation over a range of temperatures or to troubleshoot a problem that only occurs at high or low temperatures, you should run eye finder after the target system stabilizes at the new ambient temperature.

Data Acquisition and Stimulus Oscilloscope Modules

When integrated into the 16700 Series logic analysis systems, the oscilloscope modules make powerful measurement and analysis more accessible, so you can find the answers to tough debugging problems in less time. Oscilloscope controls are easy to find and use.

Multiple Views of Target Behavior Isolate Problems Quicker

Frequently a problem is detected in one measurement domain, while the clues to the cause of the problem are found in another. That's why the ability to view your prototype's behavior from all angles simultaneously—from software execution to analog signals—is essential for quickly gaining insight into problems. For example, using a state analyzer you may observe a failed bus cycle. A timing problem caused by a reflection on an incorrectly terminated line may be causing the bus cycle to fail. By triggering an oscilloscope from the state analyzer, you can quickly identify the cause. The ability to cross-trigger and time-correlate state, timing, and analog measurements can help you in solving these tough problems.




Figure 4.5. All primary oscilloscope control settings, including scale factors and trigger settings, are visible simultaneously.

25

Data Acquisition and Stimulus Oscilloscope Modules

Automatic Measurements Quickly Characterize Signals

The Agilent Technologies 16533A and 16534A oscilloscope modules quickly characterize signals with automatic measurements of rise time, voltage, pulse width, and frequency.

Markers Easily Set Up Timing and Voltage Margin Measurements

Four independent voltage markers and two local time markers are available to quickly set up measurements of voltage and timing margins. The global time markers of the 16700 Series logic analysis systems let you correlate state, timing, and oscilloscope measurements to track problems across multiple measurement domains.




Figure 4.6. Automatic measurements and markers let you make faster analysis.

Data Acquisition and Stimulus Oscilloscope Modules




Figure 4.7. Connector panel of the 16533A and 16534A oscilloscope modules.

Digital Stimulus and Response in a Single Instrument

Configure the logic analysis system to provide both stimulus and response in a single instrument. For example, the pattern generator can simulate a circuit initialization sequence and then signal the state or timing analyzer to begin measurements. Use the compare mode on the state analyzer to determine if the circuit or subsystem is functioning as expected. An oscilloscope module can help locate the source of timing problems or troubleshoot signal problems due to noise, ringing, overshoot, crosstalk, or simultaneous switching.

Parallel Testing of Subsystems Reduces Time to Market

By testing system subcomponents before they are complete, you can fix problems earlier in the development process. Use the Agilent 16522A or 16720A as a substitute for missing boards, integrated circuits (ICs), or buses instead of waiting for the missing pieces. Software engineers can create infrequently encountered test conditions and verify that their code works-before complete hardware is available. Hardware engineers can generate the patterns necessary to put their circuit in the desired state, operate the circuit at full speed or step the circuit through a series of states.

Selecting a Pattern Generation Module

Agilent offers two different pattern generator modules for the 16700 Series logic analysis systems. If you only need a few analysis channels to do device substitution or functional testing, the 16522A is your best choice. If you need more channels of stimulus, are intent on generating stimulus using CAE tools, or require high-speed performance of up to 300 MHz, the 16720A offers unbeatable capabilities at a very affordable price.

Key Characteristics

Agilent Model	16522A	16720A
Maximum clock (full/half channel)	100/200 MHz	180/300 MHz
Number of data channels (full/half channel)	40/20 Channels	48/24 Channels
Memory depth (full/half channels)	258,048 Vectors	8/16 MVectors
Maximum vector width (5 module system, full/half channel)	200/100 Bits	240/120 Bits
Logic levels supported	TTL, 3-state TTL, 3.3V, 3-state CMOS, ECL, 5V PECL, 3.3V LVPECL	TTL, 3-state TTL, 3.3V, 3-state CMOS, ECL, 5V PECL, 3.3V LVPECL
Maximum binary vector set size	N/A	16 MVectors (24 channels)
Editable ASCII vector set size	258,048 Vectors	1 MVectors

Vectors Up To 240 Bits Wide

Vectors are defined as a "row" of labeled data values, with each data value from one to 32 bits wide. Each vector is output on the rising edge of the clock.

Up to five, 40-channel Agilent 16522A or 48-channel 16720A modules can be interconnected within a 16700 Series mainframe or expansion frame. This configuration supports vectors of any width up to 240 bits with excellent channel-to-channel skew characteristics (see specific data pod characteristics in Pattern Generation Modules Specifications starting on page 95). The modules operate as one time-base with one master clock pod. Multiple modules also can be configured to operate independently with individual clocks controlling each module.

At clock speeds above 180 MHz, the 16720A pattern generator operates in half channel mode, resulting in 24 output channels per module. The 16522A will operate at 200 MHz in half channel mode, with 20 channels of stimulus.

Depth Up to 16 MVectors

With the 16720A pattern generator, you can load and run up to 16 MVectors of stimulus. Depth on this scale is most useful when coupled with powerful stimulus generated by electronic design automation tools, such as SynaptiCAD's WaveFormer and VeriLogger. These tools create stimulus using a combination of graphically drawn signals, timing parameters that constrain edges, clock signals, and temporal and Boolean equations for describing complex signal behavior. The stimulus also can be created from design simulation waveforms. To take advantage of the full depth of the 16720A pattern generator, data must be loaded into the module in the Pattern Generator Binary (.PGB) format. The SynaptiCAD tools allow you to convert .VCD files into .PGB files directly, offering you an integrated solution that saves you time.

Synchronized Clock Output

You can output data synchronized to either an internal or external clock. The external clock is input via a clock pod, and has no minimum frequency (other than a 2 ns minimum high time).

For the 16522A, the internal clock is selected as a clock period from 5 ns to 250 ps in a 1, 2, 2.5, 4, 5, 8 sequence (4 KHz to 200 MHz). A Clock Out signal is available from the clock pod and can be used as an edge strobe with a variable delay of up to 11 ns.

For the 16720A, the internal clock is selectable between 1 MHz and 300 MHz in 1 MHz steps. A Clock Out signal is available from the clock pod and can be used as an edge strobe with a variable delay of up to 8 ns.

Initialize (INIT) Block for Repetitive Runs

When running repetitively, the vectors in the initialize (init) sequence are output only once, while the main sequence is output as a continually repeating sequence. This "init" sequence is very useful when the circuit or subsystem needs to be initialized. The repetitive run capability is especially helpful when operating the stimulus module independent of the other modules in the logic analysis system.

"Signal IMB" Coordinates System Module Activity

A "Signal IMB" (intermodule bus) instruction acts as a trigger arming event for other logic analysis modules to begin measurements. IMB setup and trigger setup of the other logic analysis modules determine the action initiated by "Signal IMB".


"Wait" for Input Pattern

The clock pod also accepts a 3-bit input pattern. These inputs are levelsensed so that any number of "Wait" instructions can be inserted into a stimulus program. Up to four pattern conditions can be defined from the OR-ing of the eight possible 3-bit input patterns. A "Wait" also can be defined to wait for an intermodule bus event. This intermodule bus event signal can come from any other module in the logic analysis system.

200M Pa	att Gen - 300Mv	ector/s Pat	tern Gen	erator A			_ 🗆
File W	indow Edit	Options					Hel
				<u> </u>			
Format	t Sequence	e Macro					
Patte	rn Fills	,					
Fix	(ed	Count	Ro	tate	Toggl	e	Random
		Mixed	Fixed	Count	Rotate	Toggle	Random
Line	Instruction	Binary	Hex	Decimal	Binary	Binary	Hex
1		00000000	0	000	00000000	00000000	0
2		10001010	Ĥ	194	10010000	11100100	D
3		10010001	С	131	10010011	00101000	4
4		11110010	1	118	00100101	11110011	F
5	INIT END						
6	MAIN START						
7		00000111	7	\$\$\$			
8		00000111	7	\$\$\$			
9		00000111	7	\$\$\$			
10		00000111	7	\$\$\$			
11		01100100		100			
12	WAIT UNTIL	(EXTERNAL	. EVENT	A = 010+3	111)		
13		01100010		098			
14		01100000		096			
15		01011110		094			
16 17		00000001		\$\$\$ \$\$\$	00000001		
¹ /		0000010		***	0000010		
L	1		Í				
			C+	ep	1	Clos	

Figure 4.8. Stimulus vectors are defined in the Sequence menu tab. In this example, vector output halts until the WAIT UNTIL condition is satisfied.

🗉 200M Patt Gen - 3	00Mvector/s Patte	rn Gene	rator A				. 🗆)
File Window	Edit Options					I	Help
Load Configura	tion						_
Save Configura	tion						
Import 16522A	ASCII File						
Import System							
		_			1		- 1
Import PattGen	Binary File	. Rot	ate	Toggl	e	Random.	••
Enable Sequenc	e Tal>		- 1	L(d =d	
Save as PattGe	n Binary File.	. ed .	Count	Rotate	Toggle	Random	
Print options.	••		Decimal	Binary	Binary	Hex	
Print this win	dow						
Print any wind	OH		000	00000000	00000000	0	- 111
0			194	10010000	11100100	D	
Print Sequence	lo File		131	10010011	00101000		
Print Macro To	File		118	00100101	11110011	F	- 111
Close							- 111
7	00000111	7	\$\$\$				
8	00000111 7	7	\$\$\$				
9	00000111 7	7	\$\$\$				
10			\$\$\$				
11	01100100		100				
12	01100010		098				
13	01100000		096				
14	01011110		094				
15	0000001		\$ \$ \$ \$ \$ \$	00000001			
10	0000010		***	00000010			
L	4	_					
	,						
		Ste	p		Clos	se	1



"User Macro" and "Loop" Simplify Creation of Stimulus Programs

User macros permit you to define a pattern sequence once, then insert the macro by name wherever it is needed. Passing parameters to the macro will allow you to create a more generic macro. For each call to the macro you can specify unique values for the parameters. Each macro can have up to 10 parameters. Up to 100 different macros can be defined for use in a single stimulus program.

Loops enable you to repeat a defined block of vectors for a specified number of times. The repeat counter can be any value from 1 to 20,000. Loops and macros can be nested, except that a macro can not be nested within another macro. When nested, each invocation of a loop or a macro is counted towards the 1,000 invocation limit. At compile time, loops and macros are expanded in memory to a linear sequence.

Convenient Data Entry and Editing Feature

You can conveniently enter patterns in hex, octal, binary, decimal, and two's complement bases. The data associated with an individual label can be viewed with multiple radixes to simplify data entry. Delete, Insert, Copy, and Merge commands are provided for easy editing. Fast and convenient Pattern Fills give the programmer useful test patterns with a few key strokes. Fixed, Count, Rotate, Toggle, and Random are available to quickly create a test pattern, such as "walking ones". Pattern parameters, such as Step Size and Repeat Frequency, can be specified in the pattern setup.

ASCII Input File Format: Your Design Tool Connection

The 16522A and 16720A both support an ASCII file format to facilitate connectivity to other tools in your design environment. Because the ASCII format does not support the instructions listed earlier, they cannot be edited into the ASCII file. User macros and loops also are not supported, so the vectors need to be fully expanded in the ASCII file. Many design tools will generate ASCII files and output the vectors in this linear sequence. Data must be in Hex format, and each label must represent a set of contiguous output channels. Data in this ASCII format is limited to 258,048 Vectors in the 16522A and 1 MVectors in the 16720A.

Configuration

The 16522A and 16720A pattern generators each require a single slot in a logic analysis system frame. The pattern generator operates with the clock pods, data pods, and lead sets described later in this section. At least one clock pod and one data pod must be selected to configure a functional system. Users can select from a variety of pods to provide the signal source needed for their logic devices. The data pods, clock pods and data cables use standard connectors. The electrical characteristics of the data cables also are described for users with specialized applications who want to avoid the use of a data pod. The 16720A and 16522A cannot be intermixed, but they can be configured in systems with up to five of each card for a total of 240 or 200 channels of stimulus, respectively.

Direct Connection to Your Target System

The pattern generator pods can be directly connected to a standard connector on your target system. Use a 3M brand #2520 Series, or similar connector. The 16522A and 16720A clock or data pods will plug right in. Short, flat cable jumpers can be used if the clearance around the connector is limited. Use a 3M #3365/20, or equivalent, ribbon cable; a 3M #4620 Series, or equivalent, connector on the 16522A or 16720A pod end of the cable; and a 3M #3421 Series, or equivalent, connector at your target system end of the cable.

Probing Accessories

The probe tips of the Agilent 10474A, 10347A, and 10498 lead sets plug directly into any 0.1 inch grid with 0.026 inch to 0.033 inch diameter round pins or 0.025 inch square pins. These probe tips work with the Agilent 5090-4356 surface mount grabbers and with the Agilent 5959-0288 throughhole grabbers. Other compatible probing accessories are listed in ordering information on page 109.

Data Acquisition and Stimulus Emulation Modules

Speed Problem Solving With Off-the-Shelf Solutions for Many Common Microprocessors

To help you design and debug your microprocessor-based target systems, Agilent offers different microprocessor specific products that let you get control and visibility over your microprocessor's internal and external data.

An analysis probe allows you to quickly connect an Agilent logic analyzer to your target system. The analysis probe provides non-intrusive capture and disassembly of microprocessor and bus activity

Analysis probes are available for over 200 microprocessors and microcontrollers. Bus probes allow probing of popular bus architectures such as PCI, AGP, USB, VXI, SCSI, and many others.

Flexible physical probing schemes give quick and reliable connections to almost any device on your prototype.

On-Chip Emulation Tools Make Fixing Bugs Easier

For specific microprocessor families that feature on-chip emulation, you can add a processor emulation module to your system to connect the onboard debugging resources of the microprocessor to the logic analysis system.

The microprocessor's BDM or JTAG technology provides control over processor operation even if there is no software monitor on the target system. This feature is particularly helpful during the development of your target system's boot code.




Figure 4.10. Agilent analysis probes make it easy to connect a logic analyzer to your target system.

Data Acquisition and Stimulus Emulation Modules

Emulation Control Interface

The emulation control interface is accessed from the power up screen of the Agilent 16700 Series system. The interface is included with the Agilent E5901A emulation module.

Designed for hardware engineers, this graphical user interface provides the following features:

- Control over processor execution: run/break/reset/step.
- Register display/modification.
- Memory display/modification in various formats including disassembly for code visualization. Memory modification or memory block fill can be done to check processor memory access or to reinitialize memory areas.
- Multiple breakpoint configuration: hardware, software, and processor internal breakpoint registers.
- Code download to the target.
- Command scripts to reproduce test sequences.
- The ability to trigger a measurement module on a processor break or to receive a trigger from the logic analysis system's measurement modules.

Integrated Debugger Support

When the hardware turn-on phase is completed, the same Agilent emulation module can be connected to high-level debuggers for C or C++ software development.

You can achieve the functionality of a full-featured emulator by using a thirdparty debugger to drive the installed Agilent emulation module. This gives you complete microprocessor execution control (run control).




Figure 4.11. Emulation control interface.

Post-Processing and Analysis Tool Sets Software Tool Sets

Once the data is acquired, you can rely on the post-processing tools to rapidly consolidate data into displays that provide insight into your system's behavior. The tool sets described in the following pages are optional, post-processing software packages for the 16700 Series logic analysis systems.

Selecting the Right Tool Set

Take a look at the tool set descriptions below to see if they meet your needs. If you don't immediately see what you need there is also the option of writing your own analysis application using the tool development kit. Best of all, you can try out any one of these tool sets with no obligation to buy.

Application	Product Name	Model Number	Detailed Information	
Debug your real-time code at the source level Correlate a logic analyzer trace with the high-level source code that produced it. Set up the logic analyzer trace by simply pointing and clicking on a line of source code.	Source Correlation Tool Set	B4620B	Page 36	
Debug your parallel data communication buses Display logic analyzer trace information at a protocol level. Powerful trigger macros allow triggering on standard or custom protocol fields. Data bus width is limited only by the number of available channels.	Data Communications Tool Set	B4640B	Page 40	
Optimize your target system's performance Profile your target system's performance to identify system bottlenecks and to identify areas needing optimization.	System Performance Analysis Tool Set	B4600B	Page 49	
Solve your serial communication problems Convert serial bit streams to parallel format for easy viewing and analysis. Supports serial data with or without an external clock reference and protocols that use bit stuffing to maintain clock synchronization. Works at speeds up to 1 GHz.	Serial Analysis Tool Set	B4601B	Page 56	
Customize your trace for greater insight Create custom tools using the C programming language. Custom tools can analyze captured data and present it in a form that makes sense to you. Analysis systems do not require the tool development kit to run generated tools.	Tool Development Kit	B4605B	Page 62	

Post-Processing and Analysis Tool Sets Software Tool Sets

Free Tool Set Evaluation

To see which tool sets best fit your needs, Agilent Technologies offers a free 21-day trial period that lets you evaluate any tool set as your work schedule permits. Once you receive your tool, you obtain a password that temporarily enables the tool.

Licensing Dialog		
Product	Demo Time	Password
B4600B - System Performance Analysis	21	30A4700C159E
B4601B - Serial Analysis	21	J9AF858E1B8E4
B4605B - Tool Development Kit	21	E0ED43E70DB5
B4620B - Software Correlation	21	D01814D1FA02
B4640B - DataComm Analysis	21	[demo
E8032A - IA Development Tool	٥	J7C93FE2E97C6
Instrument ID: 77b7e99f		
To demo a feature, type "demo" in the P	assword	field.
ОК Са	ncel	Help

Figure 5.1. For a free, one-time, 21-day trial of any tool set, simply type "demo" in the password field for the product you want to evaluate.

Post-Processing and Analysis Tool Sets Source Correlation

Debug Your Source Code

The Agilent B4620B source correlation tool set correlates a microprocessor execution trace window with a corresponding high-level source code window. The source correlation tool set enhances your software development environment by providing multiple views of code execution and variable content under severe real-time constraints.

Using the B4620B you can obtain answers to many of your questions concerning software code execution, data tracking, and software-hardware integration.

Obtain Answers to the Following Questions:

Software Code Execution

- What happened just before the target system crashed?
- What source code was executed at a specific point in time?

- What is the exact time between two user-defined system events?
- What is the execution history leading up to or occurring after an area of interest?

Data Tracking

- What is the exact history of a variable's value over time?
- Which routine(s) corrupted the data?

Software-Hardware Integration

- What is the root cause of a system failure—hardware or software?
- Are timing anomalies found by the hardware engineer the cause of software problems?
- Is the software engineer working on the same problem as the hardware engineer?
- What portion of the source code correlates to the problem the hard-ware engineer reported?

Product Description

The tool set's main advantage is its ability to allow you to observe software execution without halting the system or adding instructions to the code. The tool set uses information provided in your compiler's object file to build a database of source files, line numbers and symbol information to reference to logic analyzer traces. The tool set can also be used to set up the logic analyzer trace by simply pointing and clicking on a source line.

Once the tool set is enabled on your 16700 Series system, you can support new processors by changing analysis probes and verifying object file compatibility. Multiple-processor systems are also supported.





Figure 5.2. The source correlation tool set allows you to observe software execution without halting the system or adding instructions to the code.


Post-Processing and Analysis Tool Sets Source Correlation



37

Post-Processing and Analysis Tool Sets Source Correlation

Once You Acquire the Trace . . .



Post-Processing and Analysis Tool Sets Source Correlation

Product Characteristics

Data Sources

All state and timing measurement modules supported by the 16700 Series logic analysis systems (except the 16517A/518A) serve as data sources for the source correlation tool set.

Microprocessor Support

The source correlation tool set supports many of the most popular embedded microprocessors Nonintrusive analysis probes for the 16700 Series systems provide reliable, fast and convenient connections to your target system.

New microprocessors are constantly being added to the list of supported CPUs. For the most current information about supported microprocessors, please contact your Agilent Technologies sales representative or visit our web site: http://www.agilent. com/find/ logic analyzer.

Object File Format Compatibility

The 16700 Series logic analysis systems quickly and reliably read your specific object file format. Agilent Technologies' extensive experience with different file formats and symbol representations ensures that your source code files are accurately correlated and your system is precisely characterized.

Source correlation and system performance measurements do not require any change in your software generation process. No modification or recompilation of your source code is required. You can load multiple object files. Address offsets are also supported, enabling system performance measurements and source-code level views of dynamically loaded software execution or code moved from ROM to RAM during a boot-up sequence.

High-level language tools that produce the following file formats are supported:

- Agilent(HP)/MRI IEEE696
- ELF/DWARF*
- ELF/Stabs*
- TI_COFF
- COFF/Stabs*
- Intel OMF86
- Intel OMF96
- Intel OMF 286
- Intel OMF 386 (which supports Intel80486 and Pentium Language)

*Supports C++ name de-mangling

If your language system does not generate output in one of the listed formats, a generic ASCII file format is also supported.

For the most current information about supported compiler file formats and processor support, please contact your Agilent Technologies sales representative.

Source File Access

The source correlation tool set must be able to access source files to provide source line referencing. Source files can reside in multiple directories on the hard drive of your workstation, PC, or on the 16700 Series mainframe's internal hard disk. You can access the files via NFSmounted disks or CIFS mounted disks. To display the source file, the tool set first looks for the source path name in the object file, follows the path to access the source file and, if not found, looks for the source file in alternate user-defined directories.

The 16700 Series logic analysis systems automatically place the following in the directory search path:

- NFS mounted directories
- Directory paths specified in loaded symbol files
- Directory paths specified in loaded source files

Source Correlation Functionality

- Source code and inverse assembled trace listing are time-correlated.
- User can alternate between source viewer and browsing of other source files.
- Trace specification can be set up from the source viewer or file browser.
- For multiple-processor systems, each trace window can be time-correlated to a source viewer.

Monitor Packet Information on Parallel Data Buses

The data communications tool set shows parallel bus data at a protocol level on the logic analyzer. Developers have the capability to find complex, system-level bus interaction problems in applications such as a switching or routing system.

Obtain Answers to the Following Questions:

- What is the time difference between two or more data paths and/or a microprocessor?
- Did a packet make it through the switch or router?
- Why did a packet take so long to go through the switch or router?
- Where did an illegal packet come from?
- What is the latency on packet information?
- What is corrupting packets?

Product Description

The Agilent Technologies B4640B data communications tool set adds protocol analysis capabilities to the logic analyzer for viewing parallel data buses (e.g, UTOPIA or a proprietary data bus) in a switching or routing system. Each protocol layer is displayed with a different color in the logic analyzer lister display to allow easy viewing of the protocol data. Payload information is included after the header in a raw hex format. Filters are included to allow many different views of the data. Protocol layers can be collapsed or expanded to create a custom view of the data acquired in the logic analyzer. With the filters, you can concentrate on the data of interest for a particular measurement.

The powerful protocol trigger macro allows easy trigger setup by eliminating the need to manually configure the trigger sequencer for complex measurements. All custom-defined protocol fields or layers are supported in the trigger macro.

All packets or cells are time-stamped in the logic analyzer for time-correlation measurements with other system buses, such as a microprocessor, memory interface, PCI bus, or other UTOPIA bus. All state listing and waveform displays in the logic analyzer are time-correlated with global markers for a complete view of the system. With this tool, it is possible to trigger the logic analyzer with a microprocessor event and see what is happening on a parallel data bus with protocol information.

By monitoring multiple time-correlated data buses, you can monitor a packet entering one ASIC and see how long it takes for the packet to reach another part of the system. The powerful trigger can also monitor a packet entering one port and trigger if the packet has not reached another port by a designated time.

Theory of Operation

Use a logic analyzer to probe the system's parallel data buses (e.g., UTOPIA).

The analyzer needs access to:

- Data signals
- Qualifying signals
- Start of cell or packet bit
- Synchronous clock for the bus

The synchronous bus clock samples data into the logic analyzer. Qualifiers such as "Data Valid" allow the logic analyzer to sample only on events of interest instead of all cycles.

With access to the "Start of Cell" or "Start of Packet" bit on the data bus, the analyzer starts looking at the beginning of a cell or packet. With the protocol definition set up by the user, the logic analyzer can sequence down into the cell or packet to find the desired protocol field to trigger on.





Figure 5.5. Typical ATM Switch Design.

Product Characteristics		Additional Information
Requires	16700 Series logic analysis system with system software version A.01.50.00 or higher	
Applications	Trigger on a processor event and see what is happening on a parallel data bus with protocol information or vice verso.	
Supported Measurement Modules	16715A, 16716A, 16717A, 16718A, 16719A, 16750A, 16751A, 16752A	
Protocols Supported	 Ethernet ATM TCP/IP Stack Custom 	 Example files for these protocols are provided with the product. These standard files can be edited to include any custom protocol "wrapper" layers or fields. Custom protocols are supported by entering the protocol setup information via the logic analyzer interface or a text file. Custom protocol definitions are used in both the trigger definition and packet display.
Trigger Macro	All custom-defined protocol fields or layers are supported in the trigger macro	
Maximum Parallel Bus Width	Limited only by the number of available channels	
Display Features	• Color	 Each protocol layer is displayed with a different color in the analyzer's lister display to allow easy viewing of protocol data.
	• Filters and preferences	 Specific protocol layers and fields can be selected for viewing in the trace. Provides many different views of the data. Allows you to concentrate on the data of interest for a particular measurement.
	 Payload information Protocol layers	 Included after the header in a raw hex format Can be collapsed or expanded to create a custom view of the acquired data

Edit or create a			
	X Edit Protocol		×
protocol using	Protocol News		
the logic analyzer	Protocol Name: IEEE 802.	3 (Ethernet 📕 Physical Layer	
user interface.	Fields	Field Definition	
	Fletas	Field Definition	
Select a known	Dest Addr Ins. Before	Name:	Length/Type
protocol and add	Src Addr	- Museusuisa	Тот.
proprietary fields.	Length/Type _ Ins. After	Mnemonic:	<u></u> јРТ
	Ins, Hiter	Field Type:	Protocol Indicator 🛓
Insert custom	Delete	Length (bits):	16 🔺
wrapper or			
field here.		Format:	Hex 🛓
Insert name,		Value Format Name	
number of bits		0800 Hex Internet Pro	tocol
and format for		0806 Hex ARP Request	10001
		0835 → Hex ARP Response	
trigger and		2007 Hex IPS	
display.		809B Hex AppleTalk Da	tagram
D. C.		8137 Hex Novell IPX	
Define any sym-	\square		
bols for both			
trigger and		Add Modify De	lete
display of			
packets.	·		
	ОК		Cancel
	2		د
Edit or create a protocol using a text file.			
dard protocol	# # IEEE 802.3/Ethernet Version #	II Packet Definition	······································
dard protocol	# IEEE 802.3/Ethernet Version #	II Packet Definition	
definition and	# IEEE 802.3/Ethernet Version #	II Packet Definition	
definition and add custom fields	<pre># IEEE 802.3/Ethernet Version # Protocol { Name "IEEE 802.3 (Ethernet Version)</pre>		
definition and	# IEEE 802.3/Ethernet Version # Protocol {		
definition and add custom fields with text file.	<pre># IEEE 802.3/Ethernet Version # Protocol { Name "IEEE 802.3 (Ethernet W PhysicalLayer 1</pre>		
definition and add custom fields with text file. Insert protocol	<pre># IEEE 802.3/Ethernet Version # Protocol { Name "IEEE 802.3 (Ethernet N PhysicalLayer 1 Header {</pre>	/2)"	
definition and add custom fields with text file.	<pre># IEEE 802.3/Ethernet Version # Protocol { Name "IEEE 802.3 (Ethernet N PhysicalLayer 1 Header { DA "Dest Addr" 48 Hardware</pre>	72)" eAddress Data	
definition and add custom fields with text file. Insert protocol layer name.	<pre># IEEE 802.3/Ethernet Version # Protocol { Name "IEEE 802.3 (Ethernet N PhysicalLayer 1 Header { DA "Dest Addr" 48 Hardware SA "Src Addr" 48 Hardware</pre>	72)" 2Address Data 2Address Data	
definition and add custom fields with text file. Insert protocol layer name. Define protocol	<pre># IEEE 802.3/Ethernet Version # Protocol { Name "IEEE 802.3 (Ethernet V PhysicalLayer 1 Header { DA "Dest Addr" 48 Hardware SA "Src Addr" 48 Hardware PT "Length/Type" 16 Hex I }</pre>	72)" PAddress Data PAddress Data ProtocolIndicator	
definition and add custom fields with text file. Insert protocol layer name. Define protocol fields, number of	<pre># IEEE 802.3/Ethernet Version # Protocol { Name "IEEE 802.3 (Ethernet V PhysicalLayer 1 Header { DA "Dest Addr" 48 Hardware SA "Src Addr" 48 Hardware PT "Length/Type" 16 Hex I }</pre>	72)" 2Address Data 2Address Data	
definition and add custom fields with text file. Insert protocol layer name. Define protocol fields, number of bits, and format	<pre># IEEE 802.3/Ethernet Version # Protocol { Name "IEEE 802.3 (Ethernet V PhysicalLayer 1 Header { DA "Dest Addr" 48 Hardware SA "Src Addr" 48 Hardware PT "Length/Type" 16 Hex I }</pre>	72)" PAddress Data PAddress Data ProtocolIndicator	
definition and add custom fields with text file. Insert protocol layer name. Define protocol fields, number of bits, and format for trigger and	<pre># IEEE 802.3/Ethernet Version # Protocol { Name "IEEE 802.3 (Ethernet V PhysicalLayer 1 Header { DA "Dest Addr" 48 Hardware SA "Src Addr" 48 Hardware PT "Length/Type" 16 Hex I }</pre>	72)" #Address Data #Address Data ProtocolIndicator #h0800 tocol" #h809B	
definition and add custom fields with text file. Insert protocol layer name. Define protocol fields, number of bits, and format	<pre># IEEE 802.3/Ethernet Version # Protocol { Name "IEEE 802.3 (Ethernet V PhysicalLayer 1 Header { DA "Dest Addr" 48 Hardware SA "Src Addr" 48 Hardware PT "Length/Type" 16 Hex F { "Internet Protocol" "ARP Request" #h0806 "ARP Request" #h0835 "AppleTalk Datagram Prod "Novell IPX" # </pre>	r2)" eAddress Data eAddress Data erotocolIndicator #h0800	
definition and add custom fields with text file. Insert protocol layer name. Define protocol fields, number of bits, and format for trigger and display.	<pre># IEEE 802.3/Ethernet Version # Protocol { Name "IEEE 802.3 (Ethernet V PhysicalLayer 1 Header { DA "Dest Addr" 48 Hardware SA "Src Addr" 48 Hardware FT "Length/Type" 16 Hex I { "Internet Protocol" "ARP Request" #h0806 "ARP Response" #h0835 "AppleTalk Datagram Prot "Novell IEX" # # </pre>	72)" #Address Data #Address Data ProtocolIndicator #h0800 tocol" #h809B	
definition and add custom fields with text file. Insert protocol layer name. Define protocol fields, number of bits, and format for trigger and display. Define any user	<pre># IEEE 802.3/Ethernet Version # Protocol { Name "IEEE 802.3 (Ethernet V PhysicalLayer 1 Header { DA "Dest Addr" 48 Hardware SA "Src Addr" 48 Hardware FT "Length/Type" 16 Hex I { "Internet Protocol" "ARP Request" #h0806 "ARP Response" #h0835 "AppleTalk Datagram Prot "Novell IEX" # # </pre>	72)" #Address Data #Address Data ProtocolIndicator #h0800 tocol" #h809B	
definition and add custom fields with text file. Insert protocol layer name. Define protocol fields, number of bits, and format for trigger and display. Define any user symbols to make	<pre># IEEE 802.3/Ethernet Version # Protocol { Name "IEEE 802.3 (Ethernet V PhysicalLayer 1 Header { DA "Dest Addr" 48 Hardware SA "Src Addr" 48 Hardware PT "Length/Type" 16 Hex H {</pre>	72)" PAddress Data PAddress Data ProtocolIndicator #h0800 tocol" #h809B	
definition and add custom fields with text file. Insert protocol layer name. Define protocol fields, number of bits, and format for trigger and display. Define any user symbols to make triggering and	<pre># IEEE 802.3/Ethernet Version # Protocol { Name "IEEE 802.3 (Ethernet V PhysicalLayer 1 Header { DA "Dest Addr" 48 Hardware SA "Src Addr" 48 Hardware FT "Length/Type" 16 Hex I { "Internet Protocol" "ARP Request" #h0806 "ARP Response" #h0835 "AppleTalk Datagram Prot "Novell IEX" # # </pre>	72)" PAddress Data PAddress Data ProtocolIndicator #h0800 tocol" #h809B	
definition and add custom fields with text file. Insert protocol layer name. Define protocol fields, number of bits, and format for trigger and display. Define any user symbols to make	<pre># IEEE 802.3/Ethernet Version # Protocol { Name "IEEE 802.3 (Ethernet V PhysicalLayer 1 Header { DA "Dest Addr" 48 Hardware SA "Src Addr" 48 Hardware FT "Length/Type" 16 Hex I { "Internet Protocol" "ARP Request" #h0806 "ARP Response" #h0835 "AppleTalk Datagram Prot "Novell IEX" # # </pre>	72)" PAddress Data PAddress Data ProtocolIndicator #h0800 tocol" #h809B	



Use the bus editor feature to specify what protocol runs on your bus. This is helpful when probing more than one bus with a single state/timing module.

X Bus Editor: Rx Bus	
Bus Name:	Řx Bus
Data Source:	MPC860 BUS
Protocol:	Ethernet in ATM (16-bit Utopia)
Start of Packet/Cell:	ADDR = 1
End of Packet:	None = 1 🛃 (optional)
Data Valid:	None = 0 🛃 (optional)
PHY/Address:	None (optional)
Data Bus:	ADDR DATA_
	MSBLSB
0К	Cance1

Figure 5.8.

Protocol Filters and Viewing Preferences




Figure 5.9.





Figure 5.10.

Time tags for system level correlation of other data buses, memory interfaces, microprocessors, etc.



Global markers measure time intervals between packets on separate parallel interfaces or timing between the data path and a microprocessor.

Figure 5.11.

Optimize System Performance

Your design has to meet consistent performance requirements over a range of operating conditions and over a specific time period. Using the system performance analysis tool set, you can obtain answers to many of your questions concerning performance and responsiveness, software execution coverage, debug and system parameter analysis, etc.

Obtain Answers to the Following Questions:

Performance and Responsiveness

- What functions monopolize microprocessor bandwidth?
- What functions are never executed? What is the relative workload of each processor in a multipleprocessor system?
- What is the minimum, maximum, and average execution time of a function (including calls)?
- How many interrupts does the system receive per consecutive time slice?
- What is the response time of the target system to an external event?

Software Execution Coverage

- Do test suites provide thorough coverage of the application?
- Is this function or variable accessed by the application?

Debug and System Parameter Analysis

- Does this pointer address the right memory buffer?
- How does the system react when it receives too many simultaneous interrupts?
- Is the stack size adequate?
- Is the cache size adequate?

Analog, Timing, and Bus Measurements

- What is the setup/hold time of this signal or group of signals?
- Is the distribution of voltages for this analog signal acceptable?
- Is this signal spending too much time in the switching region?
- What bus states occur most often?
- What is the bus loading?
- How does the bus affect overall system performance?
- How much time is spent in bus arbitration?
- What is the histogram of bus transfer times?

Processor/Cache Measurements

- Which microprocessor bus states occur most often?
- Which peripherals are used most often?
- What is the profile of load sharing in a multiple-processor system?
- How does the cache size affect system performance?

Product Description

The Agilent Technologies B4600B system performance analysis (SPA) tool set profiles an entire target system at all levels of abstraction—from signals to high-level source code. It clearly identifies the components that affect the behavior of your system. In addition to performance analysis, it can be used at any time to test and document many other characteristics, such as memory coverage and response time.

The SPA tool set generates statistical representations of the captured data. It shows the amount and percent of time spent in each of the targeted functions or data locations. Data is conveniently displayed in histograms and bar charts, reducing the time you spend analyzing results and identifying system bottlenecks.

Product Characteristics

	SPA Tools State Interval Display	Time Interval Display	Time Overview Display	State Overview Display	
Generates	Statistical representations of the captured data Shows the amount and percent of time spent in each of the targeted functions or data locations.				
Provides	Histogram of event activity. Display shows the percentage of hits for each procedure, function, or event (states). Events are defined as patterns or ranges associated with any set of data (labels, symbols).	Histogram of event times. Display shows a distribution of the execution time of a specific function or of the time between two user-defined events.	Overview of occurrence rates over time. Measurements of the occurrence rate of any event, including interrupts, over time.	Overview of bus/memory activity. Display shows the number of hits for each possible bus state.	
Usage	Helps prioritize functions that are candidates for duration measurements using the time interval tool.	Determines a specific routine's execution times and verifies signal timing specifications	Views the frequency of events over time.	First step of analysis or optimization process to identify which events occur most frequently.	
Applications	Cache hit and miss analysis. Bus headroom analysis can be made by examining ratio of active to idle status states. Examines workload of each processor in a multi-processor system to determine if system is balanced.	Measures setup and hold times, the jitter between two edges, or the variation between two bus states.		Isolates defects such as invalid pointers (filtering). Distribution of signal voltages can tell whether a digital signal is spending too much time in the switching region. Evaluates the linearity of the output of a D/A converter.	
Displays Include	Ability to be viewed simultaneously Filtering capabilities for removing portions of a trace that are not applicable to the analysis				
Maximum Number of Events	No theoretical limit. Number of events limited by size of the will Up to 10,000 events tested with a standard configuration (e.g. pixels on the screen)				


Product Characteristics (continued)

	SPA Tools State Interval Display	Time Interval Display	Time Overview Display	State Overview Display	
Supplemental Information	Number of hits	Minimum time Maximum time Average time Standard deviation	Number of hits Time bucket width	Number of hits State bucket width	
Display Modes	Sort by number of hits Sort alphabetically by event name	Sort by time Sort alphabetically by event name	Autoscale zoom	_	
Accumulate Mode	No theoretical limit to the number of acquisitions in accumulate mode. Any modification of the display will cause the display to revert back to the last data acquisition.				
Object File Format Compatibility	Object file formats are identical for SPA and the source correlation tool sets. See page 39				
Off-Line Analysis and Post-Processing	All measurements can be saved using the file out tool. Data can be recalled at any time for later analysis using any SPA or other tool. Performance measurements can be exported to your host computer as histograms or as tabular formatted text files.				
Processor Support	Supports any analysis probe listed in <i>Processor and Bus Support for Agilent Technologies Logic Analyzers</i> (pub no. 5966-4365E)				
Data Sources	sources for the B4600B. The particular module det	ermines time resolution and a	s logic analysis systems serve v ccuracy. ng are controlled by the user in		

State Overview Tool

Narrow in on an area of interest using built-in qualification and zoom functions.


Pinpoint regions of high memory activity to determine which routines or operations are responsible for throughput bottlenecks.



Measure memory coverage or stack usage by observing whether memory locations are accessed. You can also detect which peripherals are most frequently used.

Figure 5.12. Identify which events occur most frequently.

State Interval Tool



Pass the mouse over a histogram bar and bucket information gives you detailed information for each event.

Figure 5.13. Determine which functions use the most CPU cycles.

Time Interval Tool

Because time interval measurements often depend upon hardware-software interaction, the event definition can be a combination of symbolics and hardware events. Data qualification can be used to define the specific hardware context in which the analysis will be made.





Figure 5.14. Determine a specific routine's execution times.

Time Overview Tool

Use "Comments" to document your trace. The "Comments" field contents are saved with the configuration and data.

Use the markers in this window to correlate interrupts to a state listing or timing waveform.



Elusive system crashes are often caused by too many interrupts occurring over a short period of time. If the software cannot handle all simultaneous service requests, the system can exhibit random defects while leaving no clues as to their cause. In this situation, you need a tool that can measure and display interrupt loading.

Figure 5.15. View the frequency of events over time.

When You Want to Analyze Serial Bit Streams . . .




Figure 5.16.

Solve Serial Communication Problems

Your system may use serial buses to communicate between ICs and to transfer data to and from peripheral devices. Sifting through thousands of serial bits by looking at long vertical columns of captured 1's and 0's can be very tedious, time-consuming, and error-prone.

Obtain Answers to the Following Questions:

- Is the software sending the correct message?
- Is the communication hardware acting as expected?
- When multiple messages are involved, in what order is data being transmitted?
- How does the serial bus activity correlate to the target system processor?
- What is causing the data corruption in the target system?

Product Description


The Agilent Technologies B460lB serial analysis tool set is a general-purpose tool that allows easy viewing and analysis of serial data.

The tool set enables you to:

- Convert acquired serial bit streams into readable parallel word formats
- Time-correlate real-time serial traces to system activity
- Remove stuffed bits from the data block
- Process frame and data portions separately
- Process serial data from a signal with or without an external clock reference
- Capture and analyze high-speed (1 GHz) serial buses


To Separate Frame Inform	nation		
from the Data Block	Define Frame - Serial Analysis<1> I End after N bits>I Start Data Block I< Pass Entire Block>I Start of Frame Data Block End of Frame Start label Pattern width II Pattern width III bits Start pattern Binary I0110110111 (LSB first		
	OK Execute Cancel Define Frame - Serial Analysis<1> I I I I Data Block I Yeattern Data Block I I Ist Bit Last Bit Ist Bit Ist Bit Start of Frame Data Block End of Frame Output Label: Parallel (Word width = 8) Remove stuffed Ifter Ifter Ifter Pass entire data block Pass selected bits in data block Pass data from bit Ifter Through bit Ifter Ifter Ifter Ifter		get immediate feed- back as you configure the tool set for your data. This diagram changes as you make your framing and data block selections. remove stuffed 0s or D/1s from the trace before other serial analysis functions are performed. Some pro- tocols use bit stuffing to maintain clock synchronization.
specify whether the end of frame occurs at the end of a data block of X bits or on a speci- fied pattern. accept the default end of frame label "End" or enter a different name.	OK Execute Cancel Define Frame - Serial Analysis<1> End on pattern End on pattern End pattern Start Data Block End pattern I I Data Block Pattern Ist Bit Last Bit Start of Frame End frame after data block of 8 ♦ End frame after data block of 8 ♥ bits End label End Pattern width 6 End pattern I111111 (LSB first)		specify the portion of the data block for the serial-to-parallel conversion.
	0K Execute Cancel	Figure 5.17.	

To Acquire a Serial Bit Stream without an External Clock Reference . . .



Clock Recovery Algorithm

- 1. For analysis purposes the data is captured in conventional timing mode using the internal timing analyzer clock as the clock reference. Set the sample period of the timing analyzer to take four or more samples for each serial bit.
- 2. The timing analyzer data is sampled in the middle of each bit according to the serial bit rate defined in the clock recovery window.
- 3. Data edges (transitions from 0 to 1 or 1 to 0 in the timing analyzer trace) are used to resynchronize the sampling.



How Clock Recovery Works

Once the Serial Bit Stream is Acquired . . .




Figure 5.20.

Product Characteristics

Data Sources

All state and timing measurement modules supported by the 16700 Series logic analysis systems serve without modification as data sources for the B4601B serial analysis tool set. The particular measurement module used determines time resolution and accuracy. Sample rate, channel count, memory depth and triggering are controlled by the user independent of the serial analysis tool. Because every trace is non-intrusive, and every event captured in the trace is time-stamped, you can correlate activity from your serial bus with other events in the target system.

The Agilent Technologies 16720A and 16522A pattern generator modules can be used to generate your own serial test data.

Maximum Parallel Word Width 32 bits

Parallel Data Display Types

Binary, Octal, Hex, Decimal, ASCII, Twos Complement

Off-line Analysis and Post-Processing

All measurements can be saved using the file out tool. Data can be recalled at any time for later analysis using any analysis or display tool. Serial measurement data can be exported to your host computer as ASCII files.

Serial Measurement Characteristics

		16517A/18A	16710A/11A/12A	16715A	16716A	16717A/18A/19A	16750A/51A/52A
Maximum serial trace depth	Clocked data [1]	64 Kbits	8 Kbits/32 Kbits/ 128 Kbits	2 Mbits	512 Mbits	2 Mbits/8 Mbits/ 32 Mbits	4 Mbits/16 Mbits/ 32 Mbits
u ace depui	Unclocked data [2]	16-32 Kbits	4 Kbits/16Kbits/ 64 Kbits	1 Mbit	256 Mbit	1 Mbit/4 Mbits/ 16 Mbits	2 Mbits/ 2 Mbits/8 Mbits/ 16 Mbits
Maximum serial	Clocked data [3]	1 Gbit/s	100 Mbits/s	167 Mbits/s	167 Mbits/s	333 Mbits/s	400 Mbits/s
bus frequency	Unclocked data [4]	1 Gbit/s	125 Mbits/s	167 Mbits/s	167 Mbits/s	167 Mbits/s	200 Mbits/s
Minimum serial	Clocked data	20 Mbit/s	No limit	No limit	No limit	No limit	No limit
bus frequency	Unclocked data [5]	765 Mbits/s	5 Kbits/s	50 bits/s	50 bits/s	50 bits/s	50 bits/s

Information in Table above calculated according to notes [1] to [5]

[1] =Maximum State Memory Depth

[2] =Maximum Timing Memory Depth/4

[3] =Maximum State Frequency

[4] =Maximum Timing Frequency/4

[5] =1/(Maximum sample period x 20)

Customize Your Measurements

The ability to interpret and display information is vital to your project. At times the information you need can be buried in the raw data of your measurement. This might be due to one of several reasons:

- The use of a protocol, encoded data, or proprietary bus
- Events that happen only under certain conditions
- The need to analyze system performance
- The need to analyze data across a large number of repetitive measurements

Product Description

The Agilent Technologies B4605B tool development kit provides a complete environment for creating custom tools that processes data using the powerful search and filtering capabilities of the logic analysis system. Features of the tool kit include:

- Fast, compiled and optimized C code
- Push button compiling, no make files
- A rich library of functions that speeds development
- Extensive examples of code
- The creation of installable tools
- One year of technical support for the B4605B

Data is processed quickly by the custom tools, because they consist of compiled, optimized C code. A C language programming background is highly recommended. A tutorial, extensive examples, and a rich library of functions are provided that help you easily access analyzer data and the tool's interface. The custom tools can be used on any 16700 Series logic analysis system. This allows you to purchase just one or two copies of the development kit and develop custom tools to support a large number of analyzers.

Enhance Data Displays

- Color-code specific states of your trace.
- Display some of your trace data in engineering units.
- Convert the raw trace of a proprietary bus to a transaction-level trace of that bus.

Manipulate Data

- Unravel interleaved data into two or more columns of data.
- Combine the traces of two different analyzers into one trace, with each column being combined or separately displayed as prescribed by you.
- Modify your scope trace using an algorithm developed by you, such as an analog filter, beat frequency, or DSP algorithm.

Read or Write External Files

- Accumulate information from repetitive traces taken by the analyzer in a file on your PC or UNIX workstation.
- Write specific types of states or trace data that have been analyzed to an Excel consumable ASCII file on your PC or UNIX workstation.
- Use information read from a file on your PC or UNIX workstation to modify the display of an analyzer trace.

Custom Tool Example, Added Text in Trace

This example shows how a custom tool can convert data to text to present information in an easy-to-understand form.

The original trace comes from a control unit in an automobile. Embedded in the data is information about the engine and transmission. When MODE = 0, DATA represents engine information, including RPM, fuel level, fuel to air ratio, and manifold pressure. When MODE = 1, DATA represents transmission information, including gear position and temperature.

Li:	sting<2>							X
Fi.	0	Edit Og	otions	Invasm	50	urce	Hel	n
1 1		Luit of			- 50		TIET	P T
Ē					\checkmark	ļ		
		~	ĺ				ৰা	R
6	ioto Marke	rs Se	arch	Commen	ts	Anal	ysis	7
Г	rigger Beg	inning	End	G1 G2			١¥	
1					<u> </u>			
G	oto Time 🔄	Ł≬≬s		Go	to			3
-							_	5
	State Number	ADDR	DATA	Time				
	Decimal	Binary	Hex	Absolute				
1	L			<u> </u>				
	-9	1	B975	-36,000				۴
	-8 -7	0	225A BB5C	-32.000				
	-6	0		-24,000				
	-5	1	0F8C	-20,000				
	-4	0	9338	-16,000	ns			
	-3	1	3A4B	-12,000				
	-2	0	B418	-8,000				
	-1	1 0	35F8	-4,000				L
tr	1	1	3EB3 D493	4.000	-			Н
	2	ō	944B	8.000				
	3	1	6E03	12,000				
	4	0	AD71	16,000	ns			
	5	1	B3EB	20,000				
	6	0	C9F8	24,000				
	7 8	1 0	DE3B 6889	28.000 32.000				
	0	0	0003	32,000	115			V
	< <tr> ⊲</tr>						⊳	


This custom tool allows the user to specify Fahrenheit or Centigrade

for the engine temperature data.

Original Trace

Listing-Automotive File Window Edit Options Invasm Source D) P 1 \checkmark Goto Markers Search Comments Analysi Trigger Beginning End G1 G2 Goto Time 🛃 🚺 s + Goto ADDR DATA System Informatior Time Binary Hex Text Absolute 3360 RPM 9338 16.000 ns 12 gallons of fuel 0% Fuel to air 50 PSI (manifold) 1 3A4B Overdrive -12.000 ns 163.4 degrees Farem -8.000 ns B418 Ô 1440 RPM 0 gallons of fuel 14% Fuel to air 62 PSI (manifold) 1 35F8 Park -4.000 ns 375.8 degrees Fare 3060 RPM 10 gallons of fuel 42% Fuel to air 14 PSI (manifold) D493 Overdrive 4.000 ns 1 294.8 degrees Farem 0 944B 660 RPM 8.000 ns 1 gallons of fuel 14% Fuel to air 50 PSI (manifold) 6E03 Overdrive 12,000 ns 377.6 degrees Fare AD71 2940 RPM 16.000 ns 0 ∇ ত চ

Output of Custom Tool



Parameter Interface of Custom Tool

- 1

Custom Tool Example,

I.

Microprocessor Code Reconstruction

The original trace came from the bus of a MPC 555 processor. As you can see, no data was placed on the bus at the time of the trace because cache memory was turned on. Normally, it would not be possible to inverse assemble this trace. The output of the custom tool in this example is shown. Notice that there is now data in the DATA column. The custom tool was able to reconstruct the code flow after the trace was taken. The code was reconstructed by using the branch trace messages and information in the SRecord file created

Hex

3FA838

3FA9B8

000004

3E6608

3FA608

3FA608

3FA608

3FA608

3FA608

3FA60C

358608

3FA608

3FA610

3FA624

3FA624

3FA624

3FA624

3FA624

3FA624

3FA628

3FA624

3FA624

3FA62C

3FA640

3FA640

3FA640

3FA640

3FA640

3FA640

3E6644

3FA640

3FA640

1PC555 Inverse Assembly

00000000

r10 r30 0002

cr0 r10 0000

cr0 003FA624

r9 r30 0004

cr0 r9 0000

cr0 003FA640

r8 r30 0008

cr0 r8 0000

3FA648 beg _____003FA65C

Mnemonics v6.0

.

wait

wait

data

wait

andi.

cmplwi

andi.

cmplwi

beq

andi.

cmplwi

beq wait when the code was compiled. The tool took the address of the appropriate states in the trace data and found the corresponding code (data) in the SRecord file. This created a trace that the MPC 555 inverse assembler could operate on properly.

DATA

He×

00000000

00000000

00000000

00000000

00000000

73CA0002

00000000

00000000

280A0000

00000000

00000000

41820014

00000000

00000000

00000000

73090004

00000000

28090000

00000000

00000000

41820014

00000000

00000000

00000000

73C80008

00000000

00000000

28080000

00000000

00000000

41820014 1940FF0B

Hex

1F40FE0B

1F40FE0B

1E40EE03

1F40FF03

1F00FF03

1D00FF03

1F00FF03

1F00FF03

1D00FF03

1E00EE03

1F00FF03

1900FF0B

1F40FF0B

1F40FF0B

1F40FF0B

1D40FF0B

1E40EE0B

1F40FF0B

1D40FF0B

1F40FF0B

1FOOFFOB

1900FF0B

1F00FF0B

1F00FF0B

1F00FF0B

1DOOFFOB

1F00FF0B

1F00FF0B

1D40FF0B

1F40FF0B

1F40FF0B

V

⊳

940FF03

	State Number				
		ADDR	DATA	STAT	
	Decimal	Hex	Hex	Hex	
	-2	3FA838	00000000	1F40FE0B	Δ
	-1	3FA9B8	00000000	1F40FE0B	
tr	0	3FA608	00000000	1B45FE03	н
	1	3FA608	00000000	1F40FE03	Ш
	2	3FA608	00000000	1F40FE03	
	3	3FA608	00000000	1F00FE03	
	4	3FA608	00000000	1F01FE03	
	5	3FA608	00000000	1F00FE03	
	6	3FA608	00000000	1F00FE03	
	7	3FA608	00000000	1F01FE03	
	8	3FA608	00000000	1F00FE03	
	9	3FA608	00000000	1F00FE03	
	10	3FA624	00000000	1B06FE0B	
	11	3FA624	00000000	1F40FE0B	11
	12	3FA624	00000000	1F40FE0B	11
	13	3FA624	00000000	1F40FE0B	
	14	3FA624	00000000	1F41FE0B	
	15	3FA624	00000000	1F40FE0B	11
	16	3FA624	00000000	1F40FE0B	11
	17	3FA624	00000000	1F41FE0B	11
	18	3FA624	00000000	1F40FE0B	11
	19	3FA624	00000000	1F00FE0B	11
	20	3FA640	00000000	1B06FE0B	11
	21	3FA640	00000000	1F00FE0B	11
	22	3FA640	00000000	1F00FE0B	11
	23	3FA640	00000000	1F00FE0B	
	24	3FA640	00000000	1F01FE0B	
	25	3FA640	00000000	1F00FE0B	
	26	3FA640	00000000	1F00FE0B	
	27	3FA640	00000000	1F41FE0B	
	28	3FA640	00000000	1F40FE0B	
	29	3FA640	00000000	1F40FE0B	Ц
<u> </u>					.⊠
	⊲			⊳	1

Original Trace


By entering information here, users can direct the tool to the correct SRecord file and control how much of the data the tool is to operate on. They can also indicate if the AT2 pin of the MPC 555 processor is in use. Output of Custom Tool


- Parameters - Tool Developme	nt Kit<1>	×
SREC Path	/hplogic/configs/danf/ecs.srec	<u> </u> [
Start State	0]
End State	1000]
AT2 Pin Working (yes/no)	no]
ОК	Apply Cancel	

Parameter Window of Custom Tool


Custom Tool Example, Multiplex Data

Custom tools can combine several lines of data acquired sequentially under one label into one line of data. However the data to be combined does not have to come from the same label, it can come from different labels. The labels can even come from different analyzers.





Tool Development Kit<1>	
File Window Edit View Option	s Search Help
Compile Execute	-
Source Code Messages Tool Info	
Buildtime Runtime Output	
Original ADDR length: 8 MuxFactor used: 4	
New mux'ed ADDR length: 32	
1	
	1 7 .




Output of Custom Tool

Original Trace

At left are the parameter window and message display created by the custom tool in this example. Parameters allow the user to control different aspects of what the tool does to the acquired trace. The user can change the parameters and hit the execute button to change the output of the tool. The output dialog to the left displays information generated by the tool.

Figure 5.23.

Parameter and Output Windows



Runtime errors are displayed in the "Runtime" tab.




Figure 5.24. TDK development environment

Product Characteristics

Analyzer compatible custom tools will run on any 16700 Series analyzer running version A.01.40.00 or greater. In some rare instances, changes in the operating system can require that your tools be recompiled in order to run on that version of the operating system.

Analysis and Stimulus Modules

The tool development kit supports the following Agilent Technologies measurement modules:

- 16715A, 16716A, 16717A, 16718A, 16719A, 16750A, 16751A, 16752A
- 16710A, 16711A, 16712A
- 16557D
- 16556A/D, 16555A/D
- 16554A
- 16550A
- 16534A, 16533A
- 16517A, 16518A
- 16522A, 16720A

C Compiler

The libraries provided with the C compiler allow you to perform standard operations such as creating ASCII or binary files, reading from these files, writing or appending to these files, and IEEE 764 floating point operations.

Provided Functions

Agilent Technologies provides a rich library of functions that allow you to copy data sets, create new data sets with new labels, and to reorganize the acquired data under these new labels or to include data or text derived from the acquired data.

The functions allow:

- Stopping a repetitive run
- Filtering of the data
- Randomly accessing the data
- Searching the data
- Displaying the data in one of eight colors
- Accessing the trigger point
- Accessing the acquired time or state of the data
- Outputting text strings to the tool's display window
- Outputting errors to the runtime window

By using two of the provided functions, a simple user interface can easily be created that consists of label strings and input fields. This allows the input of parameters during the tool's execution.

Post-Processing and Analysis Tool Sets Licensing Information

Licensing and Miscellaneous

	Description
System Configuration Requirements	 16700 Series logic analysis system Desired tool set(s) Supported and compatible measurement hardware
Tool Set Control	 Locally control and view tool set measurements Remotely access any tool set from a PC or workstation through a web browser or X-window emulation software.
File Access	 Access source files or other development environment applications (compiler, debugger) from the logic analyzer via Telnet, NFS, or mapped file systems, and X-Windows client/server protocols. Save or access files via the standard network capabilities of the logic analyzer, such as FTP, NFS, or CIFS (Common Internet File System for Windows 95/98/NT based PCs.
Ordering and Shipment	 When a tool set is ordered with a 16700 Series mainframe, the tool set is shipped installed and ready to run (Unless option 0D4 is ordered.) Tool set proof-of-receipt is provided by the entitlement certificate. See page 109 for ordering information.
	Tool Set Licensing Information
License Policy	The 16700 Series logic analysis systems' tool set software is licensed for single-unit use only. Licenses are valid for the life of the tool set. Software updates do not affect the license.
Nodelock Mode	 Tool set licenses are shipped or first installed as nodelocked applications. Nodelocked means that use of the tool set license is only allowed on the single node (16700 Series analyzer on which it is installed). Tool sets ordered with a 16700 Series mainframe will be installed with a permanent password and are ready to run. For tool sets purchased as upgrades to existing 16700 Series mainframes, you must access the Agilent password redemption web site to obtain a password. Your entitlement certificate provides the web URL
	and alternate contact information. Password turnaround is generally the same business day.
Free Tool Set Evaluation (Temporary Demo License)	A single temporary license is available for any tool set type not previously licensed on a node. The temporary password for any node on any tool set is "demo". The temporary license is valid for 21 calendar days from first entry of the password in the license management window of the 16700 Series logic analysis system.
License Management	Licenses are managed from 'Licensing' in the Admin tab of System Admin. Licenses are reserved at the start of a measurement session. They remain in use until the measurement session is terminated.
Password Backup Passwords can be backed up to a floppy disk or network file. Should the passwords constructed become corrupted, the tool set passwords can be re your backed up password file to: /system/licensing/license.dat	

Agilent 16700 Series Technical Information

System Software

All features and functionality described in this document are available with system software version A.02.00.00

Mass Storage

Hard Disk Drive	9 GB formatted disk drive
Floppy Disk Drive	
• Capacity	1.44 MB formatted
• Media	3.5 inch floppy
• Formats	MS-DOS (Read, write, format), LIF (Read only)
Internal System RAM	
Standard	128 MB
Option 003 (Must be ordered at time of frame purchase)	256 MB total
Supported Monitor Resolutions	
Standard	640 x 480 through 1280 x 1024
	(The 16702B has a built-in 800 x 600, 12.1"
	(26.2mm) diagonal monitor.)
Option 003 (Must be ordered at time of frame purchase)	Adds support for up to 1600 x 1200
LAN, IEEE 802.3	
Physical Connectors	16700B Series:
	10BaseT/100BaseT-X (ethertwist): RJ-45
	16700A Series:
	10BaseT (ethertwist): RJ-45; 10Base2: BNC
Protocols Supported	TCP/IP
	NFS
	CIFS (Windows® 95/98/NT) [1]
	FTP
	NTP
	NTP PCNFS
X-Window Support	

 User and share level control supported for Windows NT[®] 4.0. Share level control only supported for Windows 95/98.

Agilent 16700 Series Technical Information (continued)

Web Server

Web Server	
Supported from Instrument Web Page	Measurement status check,remote display, installation of PC application software, link to Agilent's Test and Measurement site
PC Requirements	Pentium® (family) PC (200 MHz, 32 MB RAM) running Windows 95, Windows 98, or Windows NT 4.0 with service pack 3 or higher
Supported Web Browsers (on Your PC or Workstation)	Internet Explorer 4.0 or higher, Netscape 4.0 or higher
BenchLink XL Support	
Installation of PC Application Software	Directly from instrument web page
MS Excel	Excel 97 Version 7.0 or later. Excel limits maximum trace depth to 64K per sheet.
Available Data Formats	
Fast Binary (Compressed Binary Format)	High performance transfer rate. Includes source code to parse data. Available via File Out.
Uncompressed Binary	Includes utility routines. Available via RPI.
ASCII	Provides same format as listing display, including inverse-assembled data. Available via RPI and File Out.
Pattern Generator Binary	Used to load large amount of stimulus (> 1M) into the 16720A pattern generator
Intermodule Bus (IMB)	
Time Correlation Resolution	2 ns
Port In/Out	
Connectors	BNC

Agilent 16700 Series Technical Information (continued)

Port In	
Levels	TTL, ECL, or user defined
Input Resistance	4 ΚΩ
Input Voltage	-6V at -1.5 mA to +6V at 1.6 mA
Port Out	
Levels	3V TTL compatible into 50 Ω
Functions	Latched (latch operation is module dependent) Pulsed, width from 66 ns to 143 ns
Target Control Port	
Number of signals	8
Levels	3V TTL compatible
Connector	2 rows of 5 pins, 0.1-inch centers
Operating Environment	
Temperature • Instrument • Disk Media • Probes/Cables	0°C to 50°C (32°F to 122°F) 10°C to 40°C (50°F to 104°F) 0°C to 65°C (32°F to 149°F)
Altitude	To 3000m (10,000 ft)
Humidity	8 to 80% relative humidity at 40°C (104°F)
Printing	
Printer Interface	Parallel interface for Centronics compatible printers
Printers Supported	PostScript printers and printers which support the HP Printer Control Language (PCL)
Graphics	Graphics can be printed directly to the printer or to a file. Graphic files can be created in black-and-white or color TIFF format, PostScript, PCX, or XWD formats

Remote Programming Interface (RPI)

RPI Overview

Typical Applications	Manufacturing Test Data Acquisition for Offline Analysis System Verification and Characterization Pass/Fail Analysis Stimulus Response Tests
Remote Programming Steps	 Set up the logic analyzer and save the test configuration Create a program that remotely: Loads a test configuration Starts the acquisition process Checks measurement status (verifies completion) Acts on the results of the data acquisition Saves configuration and captured data Exports data Executes a compare Modifies the trigger setup or trigger value for the next acquisition Accesses the oscilloscope's automatic measurements
Physical Connection	Remote programming is done via the LAN connection
Requirements	
16700B Series Analysis Systems	RPI is standard with system software version A.02.00.00 or higher
PC	Programming is done via Microsoft® ActiveX/COM automation Pentium (family) PC with one of the following: • Windows 95 • Windows 98 • Windows NT 4.0 with Service Pack 3 or higher Visual Basic or Visual C++ (Version 5.0 or higher)
UNIX®	Programming is done via procedural commands

Remote Programming Interface (RPI) (continued)

Command Set Overview

System	System Configuration Query Load/Save Configuration and Data Start/Stop Measurement Current Run Status
Logic Analysis Modules	Load/Save Configuration and Data Trigger Setup Acquisition Data and Parameters
Oscilloscope Modules	Load/Save Configuration and Data Acquisition Data / Parameters Query Automatic Measurements Trigger Setup
Pattern Generator	Load/Save Configuration and Data Load ASCII file (vectors) or PGB (pattern generator binary) files (16720A only) Modify Vector
Emulation Module	Reset Processor Run Processor Break Processor Single Step
Listing Tool	Status Acquisition Data and Parameters Transfer Data (includes inverse assembled information)
Compare Tool	Execute Compare Set Compare Mask Query Compare Result
File Out Tool	Transfer Data to File
Additional Information	
Instrument Online Help	Programming Information in instrument online help
Web Sites	Full remote programming documentation (pdf) available on the hard drive. Sample programs are provided

BenchLink XL 16700

Visual Basic	Examples have been included for use with Visual Basic 5.0 or higher. These examples perform simple functions such as: system checks, oscilloscope measurements, pass/fail tests using stored configuration and pattern generator stimulus files, and stimulus/response tests. They also can capture and retrieve data for off-line analysis.
Visual C++	Examples have been included for use with Visual C++ 5.0 or higher to perform simple functions such as: system check, capturing and retrieving data for off-line analysis.
LabVIEW	 An instrument library has been included for use with LabVIEW 5.1 or higher. This library contains five LabVIEW samples that provide a starting point for creating your own LabVIEW programs. Load/Run/Save - loads a configuration, runs a measurement, then saves results to a file Analyzer Listing - runs the logic analyzer and displays data in a table Pass/Fail - runs the logic analyzer and compares the measurement data against a standard Scope Waveform data Scope Measurements - runs the oscilloscope module and displays a number of oscilloscope measurements
HP VEE	 An instrument library has been included for use with HP VEE 5.0 or higher that provides a starting point for creating your own application. Load/Run/Save - loads a configuration, runs a measurement, then saves results to a file

Agilent 16700B Series Physical Characteristics

Power

16700B	115/230 V, 48 to 66 Hz, 610 W max
16701B	115/230 V, 48 to 66 Hz, 545 W max
16702B	115/230 V, 48 to 66 Hz, 610 W max

Weight*

	Max Net	Max Shipping
16700B	12.7 kg (27.0 lb)	34.2 kg (75.4 lbs)
16701B	10.4 kg (23.0 lb)	32.0 kg (70.6 lbs)
16702B	15.2 kg (32.4 lb)	36.7 kg (80.8 lbs)

* Weight of modules ordered with mainframes will add 0.9 kg (2.0 lb) per module.




Figure 6.1. Agilent 16702B front panel.




Figure 6.2. Back panel for Agilent models 16700B and 16702B.




Figure 6.3. Exterior dimensions for the 16700B Series mainframe.

Dimensions: mm (inches)

Agilent 16700A Series Physical Characteristics


Power


16700A	115/230 V, 48 to 66 Hz, 610 W max
16701A	115/230 V, 48 to 66 Hz, 545 W max
16702A	115/230 V, 48 to 66 Hz, 610 W max


Weight*

	Max Net	Max Shipping
16700A	12.7 kg (27.0 lb)	34.2 kg (75.4 lbs)
16701A	10.4 kg (23.0 lb)	32.0 kg (70.6 lbs)
16702A	15.2 kg (32.4 lb)	36.7 kg (80.8 lbs)

* Weight of modules ordered with mainframes will add 0.9 kg (2.0 lb) per module.









Dimensions: mm (inches)

Figure 6.6. Exterior dimensions for the 16700A Series mainframe.

Probing Solutions Specifications



Probing Technical Specifications








Figure 6.8. Pinout for 20-pin connector. (Agilent 1251-8106)

Probing Solutions Specifications

Termination adapters that connect to the end of the probe cable are designed to perform two functions. The first is to reduce the number of pins required for the header on the target board from 40 pins to 20 pins. This process reduces the board area dedicated to the probing connection. The second function is to provide the proper RC networks in a very convenient package.





Includes logic analyzer

Figure 6.9. Termination adapter and equivalent load.

Key Specifications* and Characteristics



Agilent Model Number	16715A, 16716A, 16717A, 16718A, 16719A	16750A, 16751A, 16752A
Maximum state clock*	16715A, 16716A: 167 MHz 16717A, 16718A, 16719A: 333 MHz [1]	400 MHz [1]
Maximum timing sample rate (half/full channel)	Timing Zoom: 2 GHz Conventional: 667/333 MHz	Timing Zoom: 2 GHz Conventional: 800/400 MHz
Channels/module	68	68
Maximum channels on a single time base and trigger	340 (5 modules)	340 (5 modules)
Memory depth (half/full channel)	16715A, 16717A: 4/2M [2] 16716A: 1M/512K [2] 16718A: 16/8M [2] 16719A: 64/32M [2]	16750A: 8/4M [2] 16751A: 32/16M [2] 16752A: 64/32M [2]
Trigger resources	Patterns: 16 Ranges: 15 Edge & Glitch: 2 Timers: (2 per module) -1 Occurrence Counter: [4] Global Counters: 2 Flags: 4	Patterns: 16 Ranges: 15 Edge & Glitch: 2 Timers: (2 per module) -1 Occurrence Counter: [4] Global Counters: 2 Flags: 4
Maximum trigger sequence levels	16	16
Maximum trigger sequence speed	16715A, 16716A: 167 MHz 16717A, 16718A, 16719A: 333 MHz	400 MHz
Trigger sequence level branching	4-way arbitrary "IF/THEN/ELSE" branching	4-way arbitrary "IF/THEN/ELSE" branching
Number of state clocks/qualifiers	4	4
Setup/hold time*	2.5 ns window adjustable from 4.5/-2.0 ns to -2.0/4.5 ns in 100 ps increments per channel [3]	2.5 ns window adjustable from 4.5/-2.0 ns to -2.0/4.5 ns in 100 ps increments per channel [3]
Threshold range	TTL, ECL, user-definable ±6.0 V adjustable in 10-mV increments	TTL, ECL, user-definable ±6.0 V adjustable in 10-mV increments

* All specifications noted by an asterisk are the performance standards against which the product is tested.

State speeds greater than 167 MHz (16717A, 16718A, 16718A) or 200 MHz (16750A, 16751A, 16752A) require a trade-off in features. Refer to "Supplemental Specifications and Characteristics" on page 88 for more information.
 Memory depth doubles in half-channel timing mode only.

[4] There is one occurrence counter per trigger sequence level.

Key Specifications* and Characteristics (continued)

Agilent Model Number	16710A, 16711A, 16712A	16517A, 16518A	16557D
Maximum state clock	100 MHz	1 GHz synchronous state [1]	1-4 modules: 140 MHz 5 modules: 100 MHz
Maximum timing sample rate (half/full channel)	Conventional: 500/250 MHz Transitional: 125 MHz	Conventional: 4/2 GHz	Conventional: 500/250 MHz
Channels/module	102	16	68
Maximum channel count on a single time base and trigger	204 (2 modules)	80 (5 modules)	1-4 modules: 272 5 modules: 340
Memory depth (half/full channel)	16710A 16/8K [2] 16711A 64/32K [2] 16712A 256/128k [2]	128/64K [2]	4/2M [2]
Trigger resources	Patterns: 10 Ranges: 2 Edge & Glitch: 2 Timers: 2	Patterns: 4 Edge & Glitch: 2 Timers: 1 [3]	Patterns: 10 Ranges: 2 Edge & Glitch: 2 Timers: 2
Maximum trigger sequence levels	State mode: 12 Timing mode: 10	State mode: 4 Timing mode: 4	State mode: 12 Timing mode: 10
Maximum trigger sequence speed	125 MHz	500 MHz [1]	140 MHz
Trigger sequence level branching	Dedicated next state or single arbitrary branching		Dedicated next state or single arbitrary branching
Number of state clocks/qualifiers	6	1 [4]	4
Setup/hold time	4.0 ns window adjustable from 4.0/0 ns to 0/4.0 ns in 500 ps increments [6] per 34 channels	700 ps window adjustable from 350/350 ps in 50 ps increments [5] per 8 channels	3.0 ns window adjustable from 3.0/0 ns to -0.5/3.5 ns in 500 ps increments [6] per 34 channels
Threshold range	TTL, ECL, user-definable ±6.0 V adjustable in 50 mV increments	TTL, ECL, user-definable ± 5.0 V adjustable in 10 mV increments	TTL, ECL, user-definable ±6.0 V adjustable in 50 mV increments

* All specifications noted by an asterisk are the performance standards against which the product is tested.
[1] The Agilent Technologies 16517A, 16518A have a maximum trigger sequencer speed of 500 MHz. Triggering on data at speeds faster than 500 MHz requires the data to be valid for a minimum of 2.25 ns. 2 GBytes/s state measurements can be made by oversampling, using a 1 GHz external clock input.
[2] Memory depth doubles in half-channel timing mode only.
[3] There is one timer or counter per sequence level, which is restarted upon entry into each level.
[4] Requires a periodic clock from 20 MHz to 1 GHz. Clock edge is selectable as positive or negative.
[5] The setup and hold across pods is 750/750 ps without manual adjustment, 350/350 ps with manual adjustment.
[6] Minimum setup/hold time specified for single-clock, single-edge acquisition. Single-clock, multi-edge setup/hold add 0.5 ns. Multi-clock multi-edge setup/hold add 0.5 ns.

Multi-clock, multi-edge setup/hold window add 1.0 ns.

Agilent Technologies 16557D, 16710A, 16711A, 16712A Supplemental Specifications* and Characteristics

Probes (general-purpose lead set)

Input resistance	100 KΩ, ±2%
Parasitic tip capacitance	1.5 pF
Minimum voltage swing	500 mV, peak-to-peak
Threshold accuracy*	±(100 mV + 3% of threshold setting)
Maximum input voltage	±40 V peak




Figure 6.10. Equivalent probe load for the Agilent 16557D, 16710A, 16711A and 16712A, general-purpose lead set.

State Analysis

Minimum state clock pulse width	3.5 ns
Time tag resolution [1]	8 ns
Maximum time count between states	34 seconds
Maximum state tag count between states [1]	4.29 x 10 ⁹ states
Minimum master to master clock time*	16557D: 7.14 ns. 16710A, 16711A, 16712A: 10 ns
Minimum master to slave clock time	0.0 ns
Minimum slave to master clock time	4.0 ns
Context store block sizes 16710A/11A/12A only	16, 32, 64 states

Timing Analysis

Sample period accuracy	0.01% of sample period
Channel-to-channel skew	2 ns, typical
Time interval accuracy	± (sample period + channel-to-channel skew + 0.01% of time interval reading)
Minimum detectable glitch	3.5 ns

* All specifications noted by an asterisk are the performance standards against which the product is tested. [1] Time or state tags halve the acquisition memory when there are no unassigned pods.

Agilent Technologies 16557D, 16710A, 16711A, 16712A Supplemental Specifications* and Characteristics (continued)

Triggering

Maximum trigger sequence speed	140 MHz, maximum (Agilent 16557D) 125 MHz, maximum (Agilent 16710A/11A/12A)
Maximum occurrence counter	1,048,575
Range width	32 bits each
Timer value range	400 ns to 500 seconds
Timer resolution	16 ns or 0.1% whichever is greater
Timer accuracy	±32 ns or ±0.1% whichever is greater

Operating Environment

Temperature	Agilent 16700 Series mainframes: • Instrument 0°C to 50°C (+32°F to 122°F) • Probe lead sets and cables, 0°C to 65°C (+32°F to 149°F)	
Humidity	80% relative humidity at +40°C	
Altitude	Operating 4600m (15,000ft) Nonoperating 15,300m (50,000ft)	

Agilent Technologies 16517A/18A Supplemental Specifications* and Characteristics

Probes

Input dc resistance	100 KΩ, ±2%	
Input impedance	dc thru 400 ns rise time, 100 K Ω typical 3.5 ns thru 350 ps, 500 Ω typical	
Input capacitance	0.2 pF and then, through 500 Ω , 3 pF	
Minimum voltage swing*	500 mV, peak-to-peak	
Threshold accuracy*	±2% of input signal ±50 mV	
Minimum input overdrive	250 mV or 30% of input (whichever is greater) above the pod threshold	
Input dynamic range	±5 V above the threshold	
Maximum input voltage	40 V peak-to-peak	




Figure 6.11. Equivalent probe load for the Agilent 16517A/18A.

Synchronous State Analysis

Minimum external clock period*	1 ns
Minimum state speed	20 MHz, requires a periodic clock
Minimum detectable pulse width	900 ps
Channel-to-channel skew	Per pod: 250 ps, typical Across pods: 1 ns, typical 250 ps, with manual adjustment
State clock duty cycle range	1 GHz thru 500 MHz: 45% - 55%, typical 500 MHz thru 250 MHz: 30% - 70%, typical 250 MHz thru 20 MHz: 20% - 80%, typical
Oversampling	2x, 4x, 8x, 16x, and 32x with a maximum rate of 2 GHz

Agilent Technologies 16517A/18A Supplemental Specifications* and Characteristics (continued)

Timing Analysis

Minimum detectable pulse width	4 GHz: 800 ps, typical 2 GHz or less: 1.1 ns, typical
Sample period accuracy	0.005% of sample period
Channel-to-channel skew	250 ps across all channels, typical
Time interval accuracy	± (sample period + channel-to-channel skew + 0.005% of time interval reading)

Trigger Characteristics

Maximum sequencer speed	500 MHz	
Maximum occurrence count	16,777,216	
Minimum pattern recognizer pulse width	2.25 ns	
Edge counting frequency	444 MHz	
Edge detection	Up to 1 GHz	
Greater than duration (timing only)	0 ns to 510 ns range, accuracy is ±2.25 ns	
Less than duration (timing only)	4 ns to 510 ns range, accuracy is ±2.25 ns	
Timer/counter range	Timing mode: 0 s to 33 ms State mode: 500 MHz to 1 GHz, (user clock period) x (2 ²³) Below 500 MHz, (user clock period) x (2 ²⁴)	
Timer resolution	Timing mode: 2 ns State mode: Above 500 MHz, 2 x (user clock period) Below 500 MHz, user clock period	
Timer accuracy	0.005% of timer value	

Agilent Technologies 16715A, 16716A, 16717A, 16718A, 16719A, 16750A, 16751A, 16752A Supplemental Specifications* and Characteristics

Probes (general-purpose lead set)

Input resistance	100 KΩ, ± 2%
Parasitic tip capacitance	1.5 pF
Minimum voltage swing	500 mV, peak-to-peak
Minimum input overdrive	250 mV
Threshold range	-6V to +6V in 10 mV increments
Threshold accuracy*	± (65 mV + 1.5% of settings)
Input dynamic range	± 10V about threshold
Maximum input voltage	± 40V peak
+5V Accessory current	1/3 amp maximum per pod
Channel assignment	Each group of 34 channels can be assigned to Analyzer 1, Analyzer 2 or remain unassigned




Figure 6.12. Equivalent probe load for the Agilent 16715A, 16716A, 16717A, 16718A, 16719A, 16750A, 16751A, 16752A general-purpose lead set.

2 GHz Timing Zoom (Agilent 16716A, 16717A, 16718A, 16719A, 16750A, 16751A, 16752A only)

Timing analysis sample rate	2 GHz/1 GHz/500 MHz/250 MHz	
Sample period accuracy	± 50 ps	
Channel-to-channel skew	< 1.0 ns	
Time interval accuracy	± (sample period + channel-to-channel skew + 0.01% of time interval reading)	
Memory depth	16 K	
Trigger position	Start, center, end, or user defined	

Operating Environment

Temperature	Agilent 16700 Series frame: 0°C to 50°C (+32°F to 122°F) Probe lead sets and cables: 0°C to 65°C (+32°F to 149°F)	
Humidity	80% relative humidity at + 40°C	
Altitude	Operating 4600 m (15,000 ft) Non-operating 15,300 m (50,000 ft)	

Agilent Technologies 16715A, 16716A, 16717A, 16718A, 16719A, 16750A, 16751A, 16752A **Supplemental Specifications* and Characteristics**

State Mode	16715A, 16716A, 16717A, 16718A, 16719A 167 MHz State Mode	16750A, 16751A, 16752A 200 MHz State Mode
Maximum state speed*	167 MHz	200 MHz
Channel count	68 per module	68 per module
Maximum channels on a single time base and trigger	340	340
Number of independent analyzers	2, can be set up in state or timing modes	2, can be set up in state or timing modes
Minimum master to master clock time* [1]	5.988 ns	5 ns
Minimum master to slave clock time	2 ns	2 ns
Minimum slave to master clock time	2 ns	2 ns
Minimum slave to slave clock time	5.988 ns	5 ns
Setup/hold time* [1] (single-clock, single-edge)	2.5 ns window adjustable from 4.5/-2.0 ns to -2.0/4.5 ns in 100 ps increments per channel	2.5 ns window adjustable from 4.5/-2.0 ns to -2.0/4.5 ns in 100 ps increments per channel
Setup/hold time* [1] (multi-clock, multi-edge)	3.0 ns window adjustable from 5.0/-2.0 ns to -1.5/4.5 ns in 100 ps increments per channel	3.0 ns window adjustable from 5.0/-2.0 ns to -1.5/4.5 ns in 100 ps increments per channel
Setup/hold time (on individual channels, after running eye finder)	1.25 ns window	1.25 ns window
Minimum state clock pulse width	1.2 ns	1.2 ns
Time tag resolution [2]	4 ns	4 ns
Maximum time count between states	17 seconds	17 seconds
Maximum state tag count between states [2]	232	232
Number of state clocks/qualifiers	4	4
Maximum memory depth	16716A: 512K 16715A, 16717A: 2M 16718A: 8M 16719A: 32M	16750A: 4M 16751A: 16M 16752A: 32M
Maximum trigger sequence speed	167 MHz	200 MHz
Maximum trigger sequence levels	16	16

* All specifications noted by an asterisk are the performance standards against which the product is tested.
 [1] Tested at input signal VH=-0.9V, VL=-1.7V, Slew rate=1V/ns, and threshold=-1.3V.
 [2] Time or state tags halve the acquisition memory when there are no unassigned pods.

Agilent Technologies 16715A, 16716A, 16717A, 16718A, 16719A, 16750A, 16751A, 16752A Supplemental Specifications* and Characteristics (continued)

State Mode (continued)	16715A, 16716A, 16717A, 16718A, 16719A 167 MHz State Mode	16750A, 16751A, 16752A 200 MHz State Mode
Trigger sequence level branching	4 way arbitrary "IF/THEN/ELSE" branching	4 way arbitrary "IF/THEN/ELSE" branching
Trigger position	Start, center, end, or user defined	Start, center, end, or user defined
Trigger resources	16 Patterns evaluated as =, ≠, >, <, ≥, ≤ 15 Ranges evaluated as in range, not in range (2 Timers per module) -1 2 Global counters 1 Occurrence counter per sequence level 4 Flags	 16 Patterns evaluated as =, ≠, >, <, ≥, ≤ 15 Ranges evaluated as in range, not in range (2 Timers per module) -1 2 Global counters 1 Occurrence counter per sequence level 4 Flags
Trigger resource conditions	Arbitrary Boolean combinations	Arbitrary Boolean combinations
Trigger actions	Goto Trigger and fill memory Trigger and goto Store/don't store sample Turn on/off default storing Timer start/stop/pause/resume Global counter increment/reset Occurrence counter reset Flag set/clear	Goto Trigger and fill memory Trigger and goto Store/don't store sample Turn on/off default storing Timer start/stop/pause/resume Global counter increment/reset Occurrence counter reset Flag set/clear
Store qualification	Default and per sequence level	Default and per sequence level
Maximum global counter	16,777,215	16,777,215
Maximum occurrence counter	16,777,215	16,777,215
Maximum pattern/range width	32 bits	32 bits
Timers value range	100 ns to 5497 seconds	100 ns to 5497 seconds
Timer resolution	5 ns	5 ns
Timer accuracy	10 ns + .01%	10 ns + .01%
Timer reset latency	70 ns	70 ns
Data in to trigger out (BNC port)	150 ns, typical	150 ns, typical
Flag set/reset to evaluation	110 ns, typical	110 ns, typical

Agilent Technologies 16715A, 16716A, 16717A, 16718A, 16719A, 16750A, 16751A, 16752A Supplemental Specifications* and Characteristics (continued)

State Mode	16717A, 16718A, 16719A (only) 333 MHz State Mode	16750A, 16751A, 16752A 400 MHz State Mode
Maximum state speed*	333 MHz	400 MHz
Channel count	(Number of modules x 68) - 34	(Number of modules x 68) - 34
Maximum channels on a single time base and trigger	306	306
Number of independent analyzers	1, when 333 MHz state mode is selected the second analyzer is turned off	1, when 400 MHz state mode is selected the second analyzer is turned off
Minimum master to master clock time* [1]	3.003 ns	2.5 ns
Setup/hold time* [1] (single-clock, single-edge)	2.5 ns window adjustable from 4.5/-2.0 ns to -2.0/4.5 ns in 100 ps increments per channel	2.5 ns window adjustable from 4.5/-2.0 ns to -2.0/4.5 ns in 100 ps increments per channel
Setup/hold time* [1] (single-clock, multi-edge)	3.0 ns window adjustable from 5.0/-2.0 ns to -1.5/4.5 ns in 100 ps increments per channel	3.0 ns window adjustable from 5.0/-2.0 ns to -1.5/4.5 ns in 100 ps increments per channel
Setup/hold time (on individual channels after running eye finder)	1.25 ns window	1.25 ns window
Minimum state clock pulse width	1.2 ns	1.2 ns
Time tag resolution [2]	4 ns	4 ns
Maximum time count between states	17 seconds	17 seconds
Number of state clocks	1	1
Maximum memory depth	16717A: 2M 16718A: 8M 16719A: 32M	16750A: 4M 16751A: 16M 16752A: 32M
Maximum trigger sequence speed	333 MHz	400 MHz
Maximum trigger sequence levels	15	15
Trigger sequence level branching	Dedicated next state branch or reset	Dedicated next state branch or reset
Trigger position	Start, center, end, or user defined	Start, center, end, or user defined

* All specifications noted by an asterisk are the performance standards against which the product is tested.
 [1] Tested at input signal VH=-0.9V, VL=-1.7V, Slew rate=1V/ns, and threshold=-1.3V.
 [2] Time or state tags halve the acquisition memory when there are no unassigned pods.

Agilent Technologies 16715A, 16716A, 16717A, 16718A, 16719A, 16750A, 16751A, 16752A Supplemental Specifications* and Characteristics (continued)

State Mode (continued)	16717A, 16718A, 16719A (only) 333 MHz State Mode	16750A, 16751A, 16752A 400 MHz State Mode
Trigger resources	8 Patterns evaluated as =, ≠, >, <, ≥, ≤ 4 Ranges evaluated as in range, not in range 2 Occurrence counters 4 Flags	8 Patterns evaluated as =, ≠, >, <, ≥, ≤ 4 Ranges evaluated as in range, not in range 2 Occurrence counters 4 Flags
Trigger resource conditions	Arbitrary Boolean combinations	Arbitrary Boolean combinations
Trigger actions	Goto Trigger and fill memory	Goto Trigger and fill memory
Store qualification	Default	Default
Maximum occurrence counter	16,777,215	16,777,215
Maximum pattern/range width	32 bits	32 bits
Data in to trigger out (BNC port)	150 ns, typical	150 ns, typical
Flag set/reset to evaluation	110 ns, typical	110 ns, typical
Timing Mode	16715A, 16716A, 16717A, 16718A, 16719A	16750A, 16751A, 16752A
Timing analysis sample rate (half/full channel)	667/333 MHz	800/400 MHz
Channel count	68 per module	68 per module
Maximum channels on a single time base and trigger	340	340
Number of independent analyzers	2, can be setup in state or timing modes	2, can be setup in state or timing modes
Sample period (full channel)	3 ns to 1 ms	2.5 ns to 1 ms
Sample period (half channel)	1.5 ns	1.25 ns
Sample period accuracy	±(100 ps + .01% of sample period)	±(100 ps + .01% of sample period)
Channel-to-channel skew	< 1.5 ns	< 1.5 ns
Time interval accuracy	± (sample period + channel-to-channel skew + .01% of time interval reading)	± (sample period + channel-to-channel skew + .01% of time interval reading)
Minimum detectable glitch	1.5 ns	1.5 ns
Memory depth (half/full channel)	16716A: 1M/512K 16715A, 16717A: 4/2M 16718A: 16/8M 16719A: 64/32M	16750A: 8/4M 16751A: 32/16M 16752A: 64/32M

Agilent Technologies 16715A, 16716A, 16717A, 16718A, 16719A, 16750A, 16751A, 16752A Supplemental Specifications* and Characteristics (continued)

Timing Mode (continued)	16715A, 16716A, 16717A, 16718A, 16719A	16750A, 16751A, 16752A	
Maximum trigger sequence speed	167 MHz	200 MHz	
Maximum trigger sequence levels	16	16	
Trigger sequence level branching	4 way arbitrary "IF/THEN/ELSE" branching	4 way arbitrary "IF/THEN/ELSE" branching	
Trigger position	Start, center, end, or user defined	Start, center, end, or user defined	
Trigger resources	16 Patterns evaluated as =, ≠, >, <, ≥, ≤ 15 Ranges evaluated as in range, not in range 2 Edge/glitch (2 Timers per module) -1 2 Global counters 1 Occurrence counter per sequence level 4 Flags	16 Patterns evaluated as =, ≠, >, <, ≥, ≤ 15 Ranges evaluated as in range, not in range 2 Edge/glitch (2 Timers per module) -1 2 Global counters 1 Occurrence counter per sequence level 4 Flags	
Trigger resource conditions	Arbitrary Boolean combinations	Arbitrary Boolean combinations	
Trigger actions	Goto Trigger and fill memory Trigger and goto Timer start/stop/pause/resume Global counter increment/reset Occurrence counter reset Flag set/clear	Goto Trigger and fill memory Trigger and goto Timer start/stop/pause/resume Global counter increment/reset Occurrence counter reset Flag set/clear	
Maximum global counter	16,777,215	16,777,215	
Maximum occurrence counter	16,777,215	16,777,215	
Maximum pattern/range width	32 bits	32 bits	
Timer value range	100 ns to 5497 seconds	100 ns to 5497 seconds	
Timer resolution	5 ns	5 ns	
Timer accuracy	±10 ns + .01%	±10 ns + .01%	
Greater than duration	6 ns to 100 ms in 6 ns increments	6 ns to 100 ms in 6 ns increments	
Less than duration	12 ns to 100 ms in 6 ns increments	12 ns to 100 ms in 6 ns increments	
Timer reset latency	70 ns	70 ns	
Data in to trigger out (BNC port)	150 ns, typical	150 ns, typical	
Flag set/reset to evaluation	110 ns, typical	110 ns, typical	

Oscilloscope Modules Specifications

Specifications*

Bandwidth • 16533A • 16534A	dc to 250 MHz dc to 500 MHz
dc offset accuracy	±(1% of offset + 2% of full scale)
dc voltage measurement accuracy	±(1.5% of full scale + offset accuracy)
Time interval measurement accuracy at maximum sampling rate, on a single scope card, on a single acquisition	±[(0.005% of D T) + (2E–6 x delay setting) + 100 ps]
Trigger sensitivity (See notes) • dc to 50 MHz • 50 MHz to 500 MHz	• 0.06 full scale • 0.13 full scale
Input resistance	1 MΩ ±1% 50 Ω ±1%

* Specifications refer to the input to the BNC connector

Notes:

Specifications apply only within ± 10° C of the temperature at which the most recent calibration was performed.
 Specifications apply only after operational accuracy calibration is performed in the frame in which the

oscilloscope module is installed.
Display magnification is used below 56 mV full scale. For sensitivities from 16 mV to 56 mV full scale, full scale is defined as 56 mV.

Characteristics

General

• 16533A • 16534A	1 GSa/s2 GSa/s
Number of channels	 2 to 8 using the same time base and trigger. Up to 10 channels may be installed in a single 16700 frame, or up to 20 in a single system using a 16701 expansion frame.
Waveform record length	32768 points

Oscilloscope Modules Specifications

Characteristics*

Vertical (Voltage)

Vertical sensitivity range	16 mV full scale to 40 V full scale
Vertical resolution	8 bits full scale
Rise time (calculated from bandwidth)	700 ps
dc gain accuracy	±(1.25% of full scale + 0.08% per °C difference from calibration temperature)
dc offset range	
Vertical sensitivity	Offset range
 16 mV full scale to 400 mV full scale 	• ±2 V
 400 mV full scale to 2.0 V full scale 	• ±10 V
 2.0 V full scale to 10 V full scale 	• ±50 V
 10 V full scale to 40 V full scale 	• ±250 V
Probe attenuation	Any ratio from 1:1E-9 to 1:1E+6
Channel-to-channel isolation (with chan	nel sensitivities equal)
• dc–50 MHz	• 40 dB
• 50 MHz–500 MHz	• 30 dB
Maximum safe input voltage	
• 1 MΩ	 ±250 V dc + peak ac (<10 kHz)
• 50 Ω	• 5 Vrms

* Characteristics refer to the input at the BNC connector

Oscilloscope Modules Specifications

Characteristics

Time base ranges	
• 16533A	 1 ns/div to 5 s/div
• 16534A	• 0.5 ns/div to 5 s/div
•Time base resolution	10 ps
Delay range	
• pretrigger	 -32 K x sample period
• posttrigger	• 320 ms or 1.6E7 x sample period, whichever is greater
Time interval measurement accuracy forsampling rates other than maximum, for bandwidth-limited signals [signal rise time > 1.4/(sampling rate)], on a single card, on a single acquisition	±{(0.005% of ∆ T) + (2E–6 x delay setting) + [0.15/(sample rate)]}
Time interval measurement accuracy for 2, 3, or 4 Agilent 16533As or 16534As operating on a single time base, for measurements made between channels on different cards, at maximum sampling rate	\pm [(0.005% of $\Delta T)$ + (2E–6 x delay setting) + 300 ps

Characteristics

Trigger level range (See notes)	±1.5 x full scale from center of screen	
Trigger modes		
Immediate	 Triggers immediately after arming condition is met 	
• Edge	 Triggers on rising or falling edge on channel 1 or channel 2 	
Pattern	 Triggers on entering or exiting a specified pattern across both channels 	
Auto condition	 Self-triggers if trigger is not satisfied within approximately 50 ms after arming 	
 Events delay 	 The trigger can be set to occur on the nth occurrence of an edge or pattern, n ≤ 32000 	
Intermodule	 Arms another measurement module or activates the port out BNC connector when the trigger condition is met 	

Notes:

Notes:
Specifications apply only within ± 10° C of the temperature at which the most recent calibration was performed.
Specifications apply only after operational accuracy calibration is performed in the frame in which the oscilloscope module is installed.
Display magnification is used below 56 mV full scale. For sensitivities from 16 mV to 56 mV full scale, full scale is defined as 56 mV.

Pattern Generator Characteristics	16522A	16720A	
Maximum memory depth	258,048 Vectors	16 MVectors	
Number of output channels at ≤ 300 MHz clock	N/A	24	
Number of output channels at ≤ 180 MHz clock	20	48	
Number of output channels at \leq 200 MHz clock	20	24	
Number of output channels at ≤ 100 MHz clock	40	48	
Number of different macros	100	100	
Maximum number of lines in a macro	1024	1024	
Maximum number of parameters in a macro	10	10	
Maximum number of macro invocations	1000	1000	
Maximum loop count in a repeat loop	20000	20000	
Maximum number of repeat loop invocations	1000	1000	
Maximum number of "Wait" event patterns	4	4	
Number of input lines to define a pattern	3	3	
Maximum number of modules in a system	5	5	
Maximum width of a vector (in a 5 module system)	200 bits	240 bits	
Maximum width of a label	32 bits	32 bits	
Maximum number of labels	126	126	
Maximum number of vectors in binary format	N/A	16 MVectors	
Minimum number of vectors in binary format	N/A	4096	


Lead Set Characteristics

Agilent 10474A 8-channel probe lead set	Provides most cost effective lead set for the 16522A and 16720A clock and data pods. Grabbers are not included. Lead wire length is 12 inches.
Agilent 10347A 8-channel probe lead set	Provides 50 Ω coaxial lead set for unterminated signals, required for 10465A ECL Data Pod (unterminated). Grabbers are not included.
Agilent 10498A 8-channel probe lead set	Provides most cost effective lead set for the 16522A and 16720A clock and data pods. Grabbers are not included. Lead wire length is 6 inches.

Data Pod Characteristics

Note: Data Pod output parametrics depend on the output driver and the impedance load of the target system. Check the device data book for the specific drivers listed for each pod.

Agilent 10461A TTL Data Pod



Agilent 10462A 3-State TTL/CMOS Data Pod


Output type 74ACT11244 with 100 Ω series; 10H125 on non 3-state channel 7 [2]		
3-state enable	negative true, 100 K Ω to GND, enabled on no connect	10462A 3-STATE TTL/ CMOS DATA POD
Maximum clock		<u>^</u>
Skew [1]	typical < 4 ns; worst case = 12 ns	FOR USE WITH AGILENT PATTERN GENERATORS
Recommended lead set	Agilent 10474A	
74A	CT11244 100 Ω	

Agilent 10464A ECL Data Pod (terminated)

Output type	10H115 with 330 Ω pulldown, 47 Ω series	🔆 Agile
Maximum clock	300 MHz	10464A ECL DATA I (TERMINAT
Skew [1]	typical < 1 ns; worst case = 2 ns	
Recommended lead set	Agilent 10474A	
	42 Ω 4115 348 Ω 	



Agilent 10465A ECL Data Pod (unterminated)




Agilent 10466A 3-State TTL/3.3 volt Data Pod


Output type	74LVT244 with 100 Ω series; 10H125 on non 3-state channel 7 [2]	- 🔆 Agilent
3-state enable	negative true, 100 K Ω to GND, enabled on no connect	- 10466A 3-STATE TTL / 3.3V DATA POD
Maximum clock	200 MHz	- A FOR USE WITH AGILENT
Skew [1]	typical < 3 ns; worst case = 7 ns	
Recommended lead set	Agilent 10474A	
	100 Ω	- - - - - - - - - - - - - -




- [1] Typical skew measurements made at pod connector with approximately 10 pF/50 KΩ load to GND; worst case skew numbers are a calculation of worst case conditions through circuits. Both numbers apply to any channel within a single or multiple module system.
- [2] Channel 7 on the 3-state pods has been brought out in parallel as a non 3-state signal. By looping this output back into the 3-state enable line, the channel can be used as a 3-state enable.

Agilent 10469A 5 volt PECL Data Pod








άġ

Agilent 10471A 3.3 volt LVPECL Data Pod

Output type	100LVEL90 (3.3V) with 215 ohm pulldown to ground and 42 ohm in series	Agilent 10471A LVPECL DATA POD
Maximum clock	300 MHz	
Skew [1]	typical < 500 ps; worst case = 1 ns	FOR USE WITH AGILENT PATTERN GENERATORS
Recommended lead set	Agilent 10498A	




[1] Typical skew measurements made at pod connector with approximately 10 pF/50 K Ω load to GND; worst case skew numbers are a calculation of worst case conditions through circuits. Both numbers apply to any channel within a single or multiple module system.

[2] Channel 7 on the 3-state pods has been brought out in parallel as a non 3-state signal. By looping this output back into the 3-state enable line, the channel can be used as a 3-state enable.

Data Cable Characteristics Without a Data Pod

The Agilent 16720A and 16522A data cables without a data pod provide an ECL terminated (1 K Ω to -5.2V) differential signal (from a type 10E156 or 10E154 driver). These are usable when received by a differential receiver, preferably with a 100 Ω termination across the lines. These signals should not be used single ended due to the slow fall time and shifted voltage threshold (they are not ECL compatible).




16720A and 16522 CABLE PIN OUTS				
Gnd Gnd T G S 4 3 Z 1 0 Image: Constraint of the con	Data Cable (Pod End)			
Gnd Gnd WATT2 WATT0 NC CLKIN NC CLKOUT NC	Clock Cable (Pod End)			

Clock Pod Characteristics


10460A TTL Clock Pod

Clock output type	10H125 with 47 Ω series; true & inverted	-🔆 Agilent
Clock output rate	100 MHz maximum	10460A TTL CLOCK POD
Clock out delay	11 ns maximum in 9 steps	<u></u>
Clock input type	TTL – 10H124	FOR USE WITH AGILENT PATTERN GENERATORS
Clock input rate	dc to 100 MHz	
Pattern input type	TTL – 10H124 (no connect is logic 1)	
Clock-in to clock-out	approximately 30 ns	
Pattern-in to recognition	approximately 15 ns + 1 clk period	
Recommended lead set	Agilent 10474A	




10463A ECL Clock Pod

Clock output type	10H116 differential unterminated; and differential with 330 Ω	-🔆 Agilent
	to –5.2V and 47 Ω series	10463A ECL CLOCK POD (Terminated/
Clock output rate	300 MHz maximum	Unterminated)
Clock out delay	11 ns maximum in 9 steps	FOR USE WITH AGILENT PATTERN GENERATORS
Clock input type	ECL – 10H116 with 50 K Ω to –5.2v	
Clock input rate	dc to 300 MHz	MIC IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
Pattern input type	ECL – 10H116 with 50 K Ω (no connect is logic 0)	
Clock-in to clock-out	approximately 30 ns	
Pattern-in to recognition	approximately 15 ns + 1 clk period	
Recommended lead set	Agilent 10474A	




10468A 5 volt PECL Clock Pod

Clock output type	100EL90 (5V) with 348 ohm pulldown to ground and 42 ohm in series	-X- Agilent
Clock output rate	300 MHz maximum	
Clock out delay	approximately 8 ns total in 14 steps	FOR USE WITH AGILENT PATTERN GENERATORS
Clock input type	100EL91 PECL (5V), no termination	
Clock input rate	dc to 300 MHz	
Pattern input type	100EL91 PECL (5V), no termination (no connect is logic 0)	
Clock-in to clock-out	approximately 30 ns	
Pattern-in to recognition	approximately 15 ns + 1 clk period	
Recommended lead set	Agilent 10498A	



10470A 3.3 volt LVPECL Clock Pod

Clock output type	100LVEL90 (3.3V) with 215 ohm pulldown to ground and 42 ohm in series	Agilent
Clock output rate	300 MHz maximum	
Clock out delay	approximately 8 ns total in 14 steps	FOR USE WITH AGILENT PATTERN GENERATORS
Clock input type	100LVEL91 LVPECL (3.3V), no termination	
Clock input rate	dc to 300 MHz	NC NC NC NC NC NC NC NC NC NC NC NC NC N
Pattern input type	100LVEL91 LVPECL (3.3V), no termination (no connect is logic 0)	
Clock-in to clock-out	approximately 30 ns	_
Pattern-in to recognition	approximately 15 ns + 1 clk period	
Recommended lead set	Agilent 10498A	



Trade-In, Trade-Up

Advance to the Latest Technology with Agilent's "Trade-Up" Program

Comprehensive	Economical	Convenient
 Purchase from an extensive list of Agilent test and measurement products Trade in a wide variety of test equipment for substantial credit 	 Upgrade for less Stretch your test equipment budget Reduce support costs for aging equipment 	 Simply call your local Agilent sales office Mention Agilent Promotion 4.65 Let us evaluate your savings opportunities

How to Upgrade for Less:

Purchase	Trade in	Receive
Eligible New Agilent Product	Similar[1] Agilent Product	Agilent's "buy-back" price[2]

 A "similar" product is considered to be part of the same product family (for example, oscilloscope for oscilloscope) with comparable functionality and application.

[2] Agilent's "buy-back" price varies based on the model, option configuration, and age of the trade-in product.

Terms and Conditions

- This offer is void where prohibited.
- This offer applies to end-user customers only. Rental companies and equipment brokers are excluded.
- This offer is applicable to the return of fewer than 10 products or \$100,000 (U.S. dollars) in trade-in credit.
- The total trade-in credit may not exceed 100% of the cost of the eligible new product(s). Any credit in excess of that amount may not be applied toward a later purchase.
- Trade-in credit amounts and product eligibility are subject to change at any time without advance notice.

- Refurbished Agilent equipment is not eligible for purchase under this program.
- All trade-in products must be in working condition and have no interior, exterior, or performance modifications.
- To ensure timely release of credit, all trade-in products must be returned to Agilent within 30 days after receipt of the newly purchased Agilent product.
- Customer is responsible for all costs associated with shipping the trade-in product(s) to Agilent.
- Additional requirements may apply. Please contact your local Agilent sales office for information.

Mainframes and Mainframe Accessories

Product Number	Description	Includes
16700B	Modular mainframe with five measurement module slots and one emulation or multiframe module slot	 One DIN keyboard One three-button DIN mouse One ten-conductor, flying lead cable for target control port Training kit One internal CD ROM drive One internal 3.5" floppy drive
16702B	Modular frame with built-in 800x600 LCD display with touchscreen. Includes five measurement slots and one emulation or multiframe module slot	Same as 16700B plus: • 12.1″ touchscreen display • Display knobs • Dedicated hot keys
16701B	Expansion frame with five measurement module slots and two emulation module slots. Requires a 16700A/B or 16702A/B	1 ft. and 3 ft. interface cables
1184A Testmobile	4 wheeled equipment cart specifically designed to carry the 16700 Series logic analyzer, expansion frame, and monitor	Drawer, keyboard tray, mouse tray, strap for stabilizing monitor

Mainframe Options

Option Number	Description	Agilent 16700B or 16702B	Agilent 16701B
001	Add 17-inch 1280x1024 monitor	\checkmark	
003	Performance option. 256 MBytes total system RAM, 2 MBytes total video RAM. (Must order at time of purchase)		
008	External, auxiliary 18 GByte hard disk drive	1	
009	Removable internal hard disk	1	
012	Multiframe option	1	
0B3	Add service guide	1	
1CM	Add rack-mount kit	1	√
ABJ	Japanese localization	1	
W17	Convert standard warranty to one year on-site warranty	√	√
W30	Extend standard warranty to three year return-to-Agilent warranty	√	√
W50	Extend standard warranty to five year return-to-Agilent warranty	√	$\overline{1}$



Figure 7.1. Agilent 1184A testmobile cart.

Agilent 1184A Testmobile

The Agilent 1184A testmobile gives you a convenient means of organizing and transporting your logic analysis system mainframes and accessories.

The testmobile includes the following:

- Drawer for accessories (probes, cables, power cords)
- Keyboard tray with adjustable tilt and height
- Mouse extension on keyboard tray for either right or left hand operation
- Locking casters for stability on uneven surfaces
- Strap to stabilize the monitor
- Load limits: Top tray: 68.2 kg
 (150.0 lb.) Lower tray: 68.2 kg
 (150.0 lb.) Total: 136.4 kg (300.0 lb.)




Figure 7.2. Agilent 1184A testmobile cart dimensions.

Compatible Mainframes for Agilent 16700 Series Modules

Agilent Module Product Number	Module Description	Compatible Analysis System Frame 16500C, 16501C Expansion Frame	Compatible Analysis System Frame 16700A, 16702A, 16701A Expansion Frame, 16700B, 16701B Expansion Frame, 16702B
16517A/16518A	16-ch; 64K; 1 GHz State/Timing	\checkmark	\checkmark
16710A	102-ch; 8K; 100 MHz State/500 MHz Timing		√
16711A	102-ch; 64K; 100 MHz State/500 MHz Timing		
16712A	102-ch; 256K; 100 MHz State/500 MHz Timing		
16715A	68-ch; 2M; 167 MHz State/667 MHz Timing		√
16716A	68-ch; 512K; 167 MHz State/2 GHz Timing		√
16717A	68-ch; 2M; 333 MHz State/2 GHz Timing		
16718A	68-ch; 8M; 333 MHz State/2 GHz Timing		√
16719A	68-ch; 32 M; 333 MHz State/2 GHz Timing		√
16750A	68-ch; 4 M; 400 MHz State/2 GHz Timing		√
16751A	68-ch; 16 M; 400 MHz State/2 GHz Timing		√
16752A	68-ch; 32 M; 400 MHz State/2 GHz Timing		√
16522A	40-ch; 256K; 200 MHz Pattern Generator		√
16720A	48-ch; 8 M; 300 MHz Pattern Generator		
16533A	2-ch; 1 GSa/s Oscilloscope	√	
16534A	2-ch; 2 GSa/s Oscilloscope	~	√

Options for Agilent 16700 Series State/Timing Modules

Agilent Module Product Numbers	Option	Option Description
16517A/16518A	0B3	Add service manual
16710A	1BP	MIL-STD-45662A calibration with
16711A		test data
16712A	W17	Convert standard warranty to
16715A		one-year on-site warranty
16716A		
16717A		
16718A		
16719A		
16750A		
16751A		
16752A		

Agilent Wedge Probe Adapters

IC Leg Spacing	Number of Signals	Quantity of Probes Shipped	Probe Model Number
0.5 mm	3	1	E2613A
0.5 mm	3	2	E2613B
0.5 mm	8	1	E2614A
0.5 mm	16	1	E2643A
0.65 mm	3	1	E2615A
0.65 mm	3	2	E2615B
0.65 mm	8	1	E2616A
0.65 mm	16	1	E26144A

Agilent Elastomeric Probing Solutions

Package Type	IC Leg Spacing	Probe Model Number
240-pin PQFP/CQFP	0.5 mm	E5363A Probe. E5371A 1/4 flexible cable
208-pin PQFP/CQFP	0.5 mm	E5374A Probe. E5371A 1/4 flexible cable
176-pin PQFP	0.5 mm	E5348A Probe. E5349A 1/4 flexible cable
160-pin QFP	0.5 mm	E5377A Probe. E5349A 1/4 flexible cable
160-pin PQFP/CQFP	0.65 mm	E5373A Probe. E5349A 1/4 flexible cable
144-pin PQFP/CQFP	0.65 mm	E5361A Probe. E5340A 1/4 flexible cable
144-pin TQFP	0.65 mm	E5336A Probe. E5340A 1/4 flexible cable

Options and Accessories for Agilent 16533A and 16534A Oscilloscope Modules

Agilent Option	Option Description	
• 001	Add one Agilent 1145A, dual, active 750 MHz probe	
• ABJ	 Japanese user's reference 	
• 0B0	Delete manuals	
• 1BP	 MIL-STD 45662A calibration with test data 	
• 0B3	Add service manual	
• 0BF	 Add programming manual set for a 16500 (not required for a 16700) 	
• W17	 Convert standard warranty to one-year-on-site warranty 	
• W03	Convert standard warranty to 90-day-on-site warranty	
Agilent Model Number	Accessory Description	
1144A	800 MHz active probe (power for two Agilent 1144A active probes is provided by the Agilent 16533A and 16534A) (requires 01144-61604 power splitter to operate two 1144As)	
01144-61604	Power splitter. Allows operation of two Agilent 1144A active probes from one Agilent 16533A or 16534A	
1145A	750-MHz dual, active probe (power for Agilent 1145A active probes is provided by the Agilent 16533A and 16534A)	
1141A	200 MHz differential probe (requires an Agilent 1142A power supply)	
1142A	Probe power supply	
10442A	10:1, 500-ohm 1.2pF oscilloscope probe	
 10443A	20:1, 1000-ohm, 1.2pF oscilloscope probe	

Options and Accessories for Agilent 16522A and 16720A Pattern Generator Modules

Agilent Option	Option Description	
• 011	 TTL clock pod and lead set (1 each 10460A + 1 each 10474A) 	
• 012	• 3-ST TTL/3.3V data pod and lead set (1 each 10466A + 1 each 10474A)	
• 013	 3-ST TTL/CMOS data pod and lead set (1 each 10462A + 1 each 10474A) 	
• 014	 TTL data pod and lead set (1 each 10461A + 1 each 10474A) 	
• 021	 ECL clock pod and lead set (1 each 10463A + 1 each 10474A) 	
• 022	 ECL (terminated) pod and lead set (1 each 10464A + 1 each 10474A) 	
• 023	• ECL (unterminated) pod and lead set (1 each 10465A + 1 each 10347A)	
• 031	• 5V PECL clock pod & lead set (1 each 10468A + 1 each 10498A)	
• 032	• 5V PECL data pod & lead set (1 each 10469A + 1 each 10498A)	
• 033	 3.3V LVPECL clock pod & lead set (1 each 10470A + 1 each 10498A) 	
• 034	 3.3V LVPECL data pod & lead set (1 each 10471A + 1 each 10498A) 	
• 0B3	Add service manual	
• W17	 Convert standard warranty to one-year on-site warranty 	

Accessories Model Number	Description
10460A	TTL clock pod
10461A	TTL data pod
10462A	3-state TTL/CMOS data pod
10463A	10463A ECL clock pod
10464A	ECL data pod (terminated)
10465A	ECL data pod (unterminated)
10466A	3-state TTL/3.3V data pod
10468A	5 volt PECL clock pod
10469A	5 volt PECL data pod
10470A	3.3 volt LVPECL clock pod
10471A	3.3 volt LVPECL data pod
10474A	8-channel probe lead set, 12" long
10498A	8-channel probe lead set, 6" long
10347A	8-channel 50-ohm shielded coaxial probe lead set
5090-4356	Grabbers, surface mount, package of 20
5959-0288	Grabbers, through hole, package of 20
10211A	IC probe clip, 24-pin dual in-line package
10024A	IC probe clip, 16 pin dual in-line package
E2421A	SOIC clip adapter test kit (Pomona 5514)
E2422A	Quad clip adapter test kit (Pomona 5515)

Options and Accessories for Agilent 16522A and 16720A Pattern Generator Modules

Product Numbers and Option(s) for Agilent 16700 Series Post-Processing Tool Sets

Product Number	Description	Option for all Tool Sets	Option Description
B4600B	 System Performance Analysis (SPA) Tool Set 	0D4	Do not install tool set (instructs factory to ship tool set separately from any 16700
B4601B	 Serial Analysis Tool Set 		Series system on the order
B4605B	 Tool Development Kit 		
B4620B	 Source Correlation Tool Set 		
B4640B	 Data Communications Tool Set 		

Third-Party Solutions

Our solutions partners offer a wide array of accessory products for the Agilent Technologies logic analysis systems. Agilent's solution partners offer complementary products covering probing clips, specialized analysis probes for over 200 microprocessors, and software tools for ASIC emulation and test system design.

See the Processor and Bus Support For Agilent Technologies Logic Analyzers (p/n 5966-4365) document for contact information concerning these vendors.

Solutions Partner	Application Focus	Contact Information
Advanced Logic Design (ALD)	Product design services (digital)	www.ald.com
Aptix	ASIC emulation	www.aptix.com
JM Engineering (JME)	Probing (solutions for SMT parts)	www.jmecorp.com
American Arium	Intel emulators and probes	www.arium.com
Advanced RISC Machines (ARM)	Microprocessor core IP	www.arm.com
CAD-UL	Software programming tools	www.cadul.com
Corelis	Analysis probes for various microprocessors and buses	www.corelis.com
Diagonal	Manufacturing test suite software	www.diagonal.com
Emulation Technologies (ET)	Probing	www.emulation.com
Europe Technologies	Embedded system design tools and services	www.europe-technologies.com
FuturePlus Systems	Analysis probes for computer buses	www.futureplus.com
Green Hills Software, Inc (GHS)	Debugger and compiler software for Motorola microprocessors	www.ghs.com
Ironwood	High-density VLSI interconnect solutions	www.ironwoodelectronics.com
Lital Electronics, Inc.	Mil-spec computer boards	www.lital.com
Mobile Media Research	PCMCIA focused development tools	www.mobmedres.com
Microtec (Mentor Graphics Embedded Software Division)	Debuggers and compilers	www.mentor.com/embedded
Pomona Electronics	Supplier of accessories for electronic test instruments	www.pomonaelectronics.com
DIAB-SDS	Debuggers, compilers	www.diabsds.com
Skyline	Probing and manufacturing services	phone only: 719-390-9425
SynaptiCAD	Waveform simulation analysis software	www.syncad.com
WindRiver	Embedded RTOS development tools	www.windriver.com

Support, Warranty and Related Literature

Support and Services

Agilent's support services complement your logic analysis system to provide a complete solution to your digital design and debug problems. By taking advantage of Agilent's expertise you can concentrate on your particular design projects and applications, rather than your debug tools, resulting in increased productivity.

Warranty

Agilent hardware products are warranted against defects in materials and workmanship for a period of one year from date of shipment. Some newly manufactured Agilent products may contain remanufactured parts, which are equivalent to new in performance. If you send us a notice of such defects during the warranty period, we will either repair or replace hardware products that prove to be defective.

Agilent software and firmware products that are designated by Agilent for use with a hardware product are warranted for a period of one year from date of shipment to execute their programming instructions when properly installed. If you send us notice of defects in materials or workmanship during the warranty period, we will repair or replace these products, so long as the defect does not result from buyer supplied hardware or interfacing. The warranty period is controlled by the warranty statement included with the product and begins on the date of shipment.

Related Literature

Publication Title	Publication Type	Publication Number
Processor and Bus Support For Agilent Logic Analyzers	Configuration Guide	5966-4365E
Probing Solutions for Agilent Logic Analysis Systems	Product Overview	5968-4632E
Emulation and Analysis Solutions for the Motorola MPC 8XX Microprocessors	Product Overview	5966-2866E
Passively Probing a Motorola MPC BGA Target System with Agilent E5346A High Density Termination Adapters	Product Note	5966-4165E
Emulation and Analysis Solutions for the Motorola PPC 6XX Microprocessors	Product Overview	5966-2868E
Emulation and Analysis Solutions for the Motorola/IBM Power PC 740/750 Microprocessors	Product Overview	5966-2867E
Agilent E2487C Analysis Probe & Agilent E2492B/C/D Probe Adapter for Intel Celeron Pentium II/III and Pentium II/III Xeon Processors	Product Overview	5968-2421E
Emulation and Analysis Solutions for ARM7 and ARM9 Microprocessors	Product Overview	5968-4632E

Agilent Technologies' Test and Measurement Support, Services, and Assistance

Agilent Technologies aims to maximize the value you receive, while minimizing your risk and problems. We strive to ensure that you get the test and measurement capabilities you paid for and obtain the support you need. Our extensive support resources and services can help you choose the right Agilent products for your applications and apply them successfully. Every instrument and system we sell has a global warranty. Support is available for at least five years beyond the production life of the product. Two concepts underlie Agilent's overall support policy: "Our Promise" and "Your Advantage."

Our Promise

Our Promise means your Agilent test and measurement equipment will meet its advertised performance and functionality. When you are choosing new equipment, we will help you with product information, including realistic performance specifications and practical recommendations from experienced test engineers. When you use Agilent equipment, we can verify that it works properly, help with product operation, and provide basic measurement assistance for the use of specified capabilities, at no extra cost upon request. Many self-help tools are available.

Your Advantage

Your Advantage means that Agilent offers a wide range of additional expert test and measurement services, which you can purchase according to your unique technical and business needs. Solve problems efficiently and gain a competitive edge by contracting with us for calibration, extra-cost upgrades, out-of-warranty repairs, and on-site education and training, as well as design, system integration, project management, and other professional engineering services. Experienced Agilent engineers and technicians worldwide can help you maximize your productivity, optimize the return on investment of your Agilent instruments and systems, and obtain dependable measurement accuracy for the life of those products.

Microsoft is a U.S. registered trademark of Microsoft Corporation. Netscape is a U.S. trademark of Netscape Corporation. Windows and Windows NT are U.S. registered trademarks of Microsoft Corporation. Pentium is a U.S. registered trademark of Intel Corporation. UNIX is a registered trademark of the Open Foundation. PostScript is a registered trademark of Adobe Systems.

For more assistance with your test and measurement needs go to

www.agilent.com/find/assist

Or contact the test and measurement experts at Agilent Technologies (During normal business hours)

United States:

(tel) 1 800 452 4844

Canada:

(tel) 1 877 894 4414 (fax) (905) 206 4120

Europe:

(tel) (31 20) 547 2000

Japan:

(tel) (81) 426 56 7832 (fax) (81) 426 56 7840

Latin America:

(tel) (305) 267 4245 (fax) (305) 267 4286

Australia:

(tel) 1 800 629 485 (fax) (61 3) 9272 0749

New Zealand:

(tel) 0 800 738 378 (fax) 64 4 495 8950

Asia Pacific:

(tel) (852) 3197 7777 (fax) (852) 2506 9284

Product specifications and descriptions in this document subject to change without notice.

Copyright [©] 1999, 2000 Agilent Technologies

Printed in USA 05/00

5968-9661E



Agilent Technologies Innovating the HP Way